From 3c3a443bd5f730e7121623cbd09e0ab34cdb86ed Mon Sep 17 00:00:00 2001 From: felsabbagh3 Date: Wed, 11 Sep 2019 01:04:23 -0400 Subject: [PATCH] New RF with Evaluation --- .gitignore | 4 +- rtl/.DS_Store | Bin 8196 -> 8196 bytes rtl/._VX_back_end.v | Bin 4096 -> 0 bytes rtl/._VX_generic_register.v | Bin 4096 -> 0 bytes rtl/._VX_gpr.v | Bin 4096 -> 0 bytes rtl/._VX_gpr_syn.v | Bin 4096 -> 0 bytes rtl/._VX_gpr_wrapper.v | Bin 4096 -> 0 bytes rtl/Makefile | 4 +- rtl/VX_csr_handler.v | 3 +- rtl/VX_define.h | 11 +- rtl/VX_gpr.v | 74 +- rtl/VX_gpr_syn.v | 45 +- rtl/Vortex.qsf | 47 - rtl/byte_enabled_simple_dual_port_ram.v | 33 + rtl/interfaces/._VX_branch_response_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_csr_write_request_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_dcache_request_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_dcache_response_inter.v | Bin 4096 -> 0 bytes .../._VX_forward_csr_response_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_forward_exe_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_forward_mem_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_forward_reqeust_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_forward_response_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_forward_wb_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_frE_to_bckE_req_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_gpr_clone_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_gpr_jal_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_gpr_read_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_gpr_wspawn_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_icache_request_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_icache_response_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_inst_mem_wb_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_inst_meta_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_jal_response_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_mem_req_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_mw_wb_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_warp_ctl_inter.v | Bin 4096 -> 0 bytes rtl/interfaces/._VX_wb_inter.v | Bin 4096 -> 0 bytes rtl/obj_dir/VVX_gpr_syn.cpp | 1695 - rtl/obj_dir/VVX_gpr_syn.h | 129 - rtl/obj_dir/VVX_gpr_syn.mk | 53 - rtl/obj_dir/VVX_gpr_syn__Syms.cpp | 19 - rtl/obj_dir/VVX_gpr_syn__Syms.h | 35 - rtl/obj_dir/VVX_gpr_syn__ver.d | 1 - rtl/obj_dir/VVX_gpr_syn__verFiles.dat | 17 - rtl/obj_dir/VVX_gpr_syn_classes.mk | 40 - rtl/obj_dir/VVortex | Bin 430252 -> 463020 bytes rtl/obj_dir/VVortex.cpp | 6646 +- rtl/obj_dir/VVortex.h | 58 +- rtl/obj_dir/VVortex__ALL.a | Bin 139584 -> 174160 bytes rtl/obj_dir/VVortex__ALLcls.o | Bin 127420 -> 161996 bytes rtl/obj_dir/VVortex__ver.d | 2 +- rtl/obj_dir/VVortex__verFiles.dat | 141 +- rtl/obj_dir/test_bench.o | Bin 18024 -> 18024 bytes rtl/quartus/._Makefile | Bin 4096 -> 0 bytes rtl/quartus/._project.tcl | Bin 4096 -> 0 bytes rtl/quartus/VX_gpr_syn.qpf | 30 + rtl/quartus/VX_gpr_syn.qsf | 63 + rtl/quartus/asm.chg | 1 + rtl/quartus/fit.chg | 1 + rtl/quartus/map.chg | 1 + rtl/quartus/project.tcl | 2 + rtl/quartus/smart.log | 27 + rtl/quartus/sta.chg | 1 + rtl/quartus/syn.chg | 1 + rtl/ram.h | 1 - rtl/results.txt | 2 +- rtl/test_bench.cpp | 5 - rtl/test_bench.h | 14 +- rtl/worst_case_paths.rpt | 215904 --------------- 70 files changed, 5745 insertions(+), 219365 deletions(-) delete mode 100644 rtl/._VX_back_end.v delete mode 100644 rtl/._VX_generic_register.v delete mode 100644 rtl/._VX_gpr.v delete mode 100644 rtl/._VX_gpr_syn.v delete mode 100644 rtl/._VX_gpr_wrapper.v delete mode 100644 rtl/Vortex.qsf create mode 100644 rtl/byte_enabled_simple_dual_port_ram.v delete mode 100644 rtl/interfaces/._VX_branch_response_inter.v delete mode 100644 rtl/interfaces/._VX_csr_write_request_inter.v delete mode 100644 rtl/interfaces/._VX_dcache_request_inter.v delete mode 100644 rtl/interfaces/._VX_dcache_response_inter.v delete mode 100644 rtl/interfaces/._VX_forward_csr_response_inter.v delete mode 100644 rtl/interfaces/._VX_forward_exe_inter.v delete mode 100644 rtl/interfaces/._VX_forward_mem_inter.v delete mode 100644 rtl/interfaces/._VX_forward_reqeust_inter.v delete mode 100644 rtl/interfaces/._VX_forward_response_inter.v delete mode 100644 rtl/interfaces/._VX_forward_wb_inter.v delete mode 100644 rtl/interfaces/._VX_frE_to_bckE_req_inter.v delete mode 100644 rtl/interfaces/._VX_gpr_clone_inter.v delete mode 100644 rtl/interfaces/._VX_gpr_jal_inter.v delete mode 100644 rtl/interfaces/._VX_gpr_read_inter.v delete mode 100644 rtl/interfaces/._VX_gpr_wspawn_inter.v delete mode 100644 rtl/interfaces/._VX_icache_request_inter.v delete mode 100644 rtl/interfaces/._VX_icache_response_inter.v delete mode 100644 rtl/interfaces/._VX_inst_mem_wb_inter.v delete mode 100644 rtl/interfaces/._VX_inst_meta_inter.v delete mode 100644 rtl/interfaces/._VX_jal_response_inter.v delete mode 100644 rtl/interfaces/._VX_mem_req_inter.v delete mode 100644 rtl/interfaces/._VX_mw_wb_inter.v delete mode 100644 rtl/interfaces/._VX_warp_ctl_inter.v delete mode 100644 rtl/interfaces/._VX_wb_inter.v delete mode 100644 rtl/obj_dir/VVX_gpr_syn.cpp delete mode 100644 rtl/obj_dir/VVX_gpr_syn.h delete mode 100644 rtl/obj_dir/VVX_gpr_syn.mk delete mode 100644 rtl/obj_dir/VVX_gpr_syn__Syms.cpp delete mode 100644 rtl/obj_dir/VVX_gpr_syn__Syms.h delete mode 100644 rtl/obj_dir/VVX_gpr_syn__ver.d delete mode 100644 rtl/obj_dir/VVX_gpr_syn__verFiles.dat delete mode 100644 rtl/obj_dir/VVX_gpr_syn_classes.mk delete mode 100644 rtl/quartus/._Makefile delete mode 100644 rtl/quartus/._project.tcl create mode 100644 rtl/quartus/VX_gpr_syn.qpf create mode 100644 rtl/quartus/VX_gpr_syn.qsf create mode 100644 rtl/quartus/asm.chg create mode 100644 rtl/quartus/fit.chg create mode 100644 rtl/quartus/map.chg create mode 100644 rtl/quartus/smart.log create mode 100644 rtl/quartus/sta.chg create mode 100644 rtl/quartus/syn.chg delete mode 100644 rtl/worst_case_paths.rpt diff --git a/.gitignore b/.gitignore index 13751d2a..3233f591 100644 --- a/.gitignore +++ b/.gitignore @@ -1 +1,3 @@ -./rtl/obj_dir/debug.txt +./rtl/obj_dir/ +./rtl/.* +.* diff --git a/rtl/.DS_Store b/rtl/.DS_Store index b08a3367d2f1e65ea50dd58d61a5ca7b375c3c85..9e68d61ae36e931f88985e19979d1e2ced2a9090 100644 GIT binary patch delta 32 mcmZp1XmOa}&nUeyU^hRb^kyCbX||1J4;VMIODF&tcNqbzcnV+u delta 162 zcmZp1XmOa}&nUAoU^hRb%w`?|X*PQihH{2{h9ZVyh7yK&hGd3BAS)HfDgd%d7&3r7 tJ)mp>Ly2cjesWSyei8!%g8%~q<18S4`~UxD8L@?oo7p84sA1APMgVj!C;9*Y diff --git a/rtl/._VX_back_end.v b/rtl/._VX_back_end.v deleted file mode 100644 index e28521c38eac08999d8964d32fdb2bc4189a61dc..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 4096 zcmZQz6=P>$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m 0) begin - // wspawn_state <= wspawn_state - 1; - // end - // end - // assign out_gpr_stall = ((wspawn_state == 0) && VX_gpr_wspawn.is_wspawn) || (VX_gpr_wspawn.is_wspawn > 1);; - - endmodule diff --git a/rtl/Vortex.qsf b/rtl/Vortex.qsf deleted file mode 100644 index ffec91eb..00000000 --- a/rtl/Vortex.qsf +++ /dev/null @@ -1,47 +0,0 @@ -set_global_assignment -name FAMILY "Arria 10" -set_global_assignment -name TOP_LEVEL_ENTITY Vortex -set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0 -set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:33:29 MAY 12, 2019" -set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Pro Edition" -set_global_assignment -name VERILOG_FILE ./Vortex.v -set_global_assignment -name VERILOG_FILE ./VX_alu.v -set_global_assignment -name VERILOG_FILE ./VX_context.v -set_global_assignment -name VERILOG_FILE ./VX_context_slave.v -set_global_assignment -name VERILOG_FILE ./VX_csr_handler.v -set_global_assignment -name VERILOG_FILE ./VX_d_e_reg.v -set_global_assignment -name VERILOG_FILE ./VX_decode.v -set_global_assignment -name VERILOG_FILE ./VX_define.v -set_global_assignment -name VERILOG_FILE ./VX_e_m_reg.v -set_global_assignment -name VERILOG_FILE ./VX_execute.v -set_global_assignment -name VERILOG_FILE ./VX_f_d_reg.v -set_global_assignment -name VERILOG_FILE ./VX_fetch.v -set_global_assignment -name VERILOG_FILE ./VX_forwarding.v -set_global_assignment -name VERILOG_FILE ./VX_m_w_reg.v -set_global_assignment -name VERILOG_FILE ./VX_memory.v -set_global_assignment -name VERILOG_FILE ./VX_register_file.v -set_global_assignment -name VERILOG_FILE ./VX_register_file_master_slave.v -set_global_assignment -name VERILOG_FILE ./VX_register_file_slave.v -set_global_assignment -name VERILOG_FILE ./VX_warp.v -set_global_assignment -name VERILOG_FILE ./VX_writeback.v -set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files -set_global_assignment -name DEVICE 10AX115U3F45I2SG -set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 4 -set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40" -set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100 -set_global_assignment -name POWER_AUTO_COMPUTE_TJ ON -set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW" -set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" -set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 50000 -set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2009 -set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF -set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED -set_global_assignment -name SDC_FILE clk_const.sdc -set_global_assignment -name ALLOW_REGISTER_RETIMING OFF -set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF -set_global_assignment -name AUTO_ROM_RECOGNITION OFF -set_global_assignment -name AUTO_RAM_RECOGNITION OFF -set_global_assignment -name SYNTH_PROTECT_SDC_CONSTRAINT ON -set_global_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS ON -set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER OFF -set_global_assignment -name FLOW_DISABLE_ASSEMBLER ON -set_instance_assignment -name PARTITION_COLOUR 4288217044 -to Vortex -entity Vortex diff --git a/rtl/byte_enabled_simple_dual_port_ram.v b/rtl/byte_enabled_simple_dual_port_ram.v new file mode 100644 index 00000000..ff9a4776 --- /dev/null +++ b/rtl/byte_enabled_simple_dual_port_ram.v @@ -0,0 +1,33 @@ + +`include "VX_define.v" + + +module byte_enabled_simple_dual_port_ram +( + input we, clk, + input wire[4:0] waddr, raddr, + input wire[`NT_M1:0] be, + input wire[`NT_M1:0][31:0] wdata, + output reg[`NT_M1:0][31:0] q +); + + // Thread Byte Bit + logic [`NT_M1:0][3:0][7:0] GPR[31:0]; + always_ff@(posedge clk) begin + if(we) begin + integer thread_ind; + for (thread_ind = 0; thread_ind <= `NT_M1; thread_ind = thread_ind + 1) begin + if(be[thread_ind]) GPR[waddr][thread_ind][0] <= wdata[thread_ind][7:0]; + if(be[thread_ind]) GPR[waddr][thread_ind][1] <= wdata[thread_ind][15:8]; + if(be[thread_ind]) GPR[waddr][thread_ind][2] <= wdata[thread_ind][23:16]; + if(be[thread_ind]) GPR[waddr][thread_ind][3] <= wdata[thread_ind][31:24]; + end + end + end + + + always_ff@(negedge clk) begin + q <= GPR[raddr]; + end + +endmodule \ No newline at end of file diff --git a/rtl/interfaces/._VX_branch_response_inter.v b/rtl/interfaces/._VX_branch_response_inter.v deleted file mode 100644 index e28521c38eac08999d8964d32fdb2bc4189a61dc..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 4096 zcmZQz6=P>$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15m$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^3ZQZ=G%bukK2%&KIX_n~v7jI)RWCQSBrzqiB+)89+t`{6&1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$( zGz3ONU_^xgsEY{iCd!3mWELwFr55Lx7A2=Dq~#Z7D`e)Cq~?`m=I15mTOPp; - // Reset internal values - - // Reset structure values - _ctor_var_reset(); -} - -void VVX_gpr_syn::__Vconfigure(VVX_gpr_syn__Syms* vlSymsp, bool first) { - if (0 && first) {} // Prevent unused - this->__VlSymsp = vlSymsp; -} - -VVX_gpr_syn::~VVX_gpr_syn() { - delete __VlSymsp; __VlSymsp=NULL; -} - -//-------------------- - - -void VVX_gpr_syn::eval() { - VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate VVX_gpr_syn::eval\n"); ); - VVX_gpr_syn__Syms* __restrict vlSymsp = this->__VlSymsp; // Setup global symbol table - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; -#ifdef VL_DEBUG - // Debug assertions - _eval_debug_assertions(); -#endif // VL_DEBUG - // Initialize - if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp); - // Evaluate till stable - int __VclockLoop = 0; - QData __Vchange = 1; - do { - VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n");); - _eval(vlSymsp); - if (VL_UNLIKELY(++__VclockLoop > 100)) { - // About to fail, so enable debug to see what's not settling. - // Note you must run make with OPT=-DVL_DEBUG for debug prints. - int __Vsaved_debug = Verilated::debug(); - Verilated::debug(1); - __Vchange = _change_request(vlSymsp); - Verilated::debug(__Vsaved_debug); - VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't converge"); - } else { - __Vchange = _change_request(vlSymsp); - } - } while (VL_UNLIKELY(__Vchange)); -} - -void VVX_gpr_syn::_eval_initial_loop(VVX_gpr_syn__Syms* __restrict vlSymsp) { - vlSymsp->__Vm_didInit = true; - _eval_initial(vlSymsp); - // Evaluate till stable - int __VclockLoop = 0; - QData __Vchange = 1; - do { - _eval_settle(vlSymsp); - _eval(vlSymsp); - if (VL_UNLIKELY(++__VclockLoop > 100)) { - // About to fail, so enable debug to see what's not settling. - // Note you must run make with OPT=-DVL_DEBUG for debug prints. - int __Vsaved_debug = Verilated::debug(); - Verilated::debug(1); - __Vchange = _change_request(vlSymsp); - Verilated::debug(__Vsaved_debug); - VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't DC converge"); - } else { - __Vchange = _change_request(vlSymsp); - } - } while (VL_UNLIKELY(__Vchange)); -} - -//-------------------- -// Internal Methods - -void VVX_gpr_syn::_initial__TOP__1(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_initial__TOP__1\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - // INITIAL at VX_gpr_syn.v:149 - vlTOPp->out_gpr_stall = 0U; -} - -VL_INLINE_OPT void VVX_gpr_syn::_sequent__TOP__2(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_sequent__TOP__2\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Variables - // Begin mtask footprint all: - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - // Body - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs1][3U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][0U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][1U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][2U]; - vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [vlTOPp->rs2][3U]; - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYS at VX_gpr.v:24 - if (vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__write_enable) { - if ((1U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->write_data[0U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlTOPp->rd; - } - if ((2U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->write_data[1U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlTOPp->rd; - } - if ((4U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->write_data[2U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlTOPp->rd; - } - if ((8U & (IData)(vlTOPp->wb_valid))) { - __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->write_data[3U]; - __Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlTOPp->rd; - } - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3); - } - // ALWAYSPOST at VX_gpr.v:29 - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2); - } - if (__Vdlyvset__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3); - } - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1cU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1dU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1eU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1fU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1cU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1dU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1eU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1fU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x18U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x19U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1aU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1bU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x18U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x19U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1aU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1bU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x14U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x15U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x16U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x17U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x14U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x15U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x16U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x17U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x10U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x11U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x12U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x13U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x10U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x11U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x12U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x13U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xcU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xdU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xeU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xfU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xcU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xdU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xeU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xfU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[8U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[9U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xaU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xbU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[8U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[9U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xaU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xbU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[4U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[5U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[6U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[7U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[4U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[5U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[6U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[7U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[3U]; -} - -void VVX_gpr_syn::_settle__TOP__3(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_settle__TOP__3\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__write_enable - = ((0U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__write_enable - = ((1U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__write_enable - = ((2U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__write_enable - = ((3U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__write_enable - = ((4U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__write_enable - = ((5U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__write_enable - = ((6U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__write_enable - = ((7U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[1U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[2U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[3U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[4U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[5U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[6U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[7U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[4U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[5U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[6U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[7U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[8U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[9U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xaU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xbU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[8U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[9U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xaU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xbU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xcU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xdU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xeU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0xfU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xcU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xdU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xeU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0xfU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x10U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x11U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x12U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x13U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x10U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x11U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x12U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x13U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x14U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x15U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x16U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x17U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x14U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x15U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x16U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x17U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x18U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x19U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1aU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1bU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x18U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x19U] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1aU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1bU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1cU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1dU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1eU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[0x1fU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[3U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1cU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[0U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1dU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[1U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1eU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[2U]; - vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[0x1fU] - = vlTOPp->VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[3U]; - vlTOPp->out_b_reg_data[0U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(1U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[1U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(2U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(1U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[2U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(3U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(2U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[3U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(4U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(3U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[0U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(1U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[1U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(2U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(1U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[2U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(3U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(2U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[3U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(4U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(3U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); -} - -VL_INLINE_OPT void VVX_gpr_syn::_combo__TOP__4(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_combo__TOP__4\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__write_enable - = ((7U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__write_enable - = ((6U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__write_enable - = ((5U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__write_enable - = ((4U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__write_enable - = ((3U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__write_enable - = ((2U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__write_enable - = ((1U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__write_enable - = ((0U == (IData)(vlTOPp->wb_warp_num)) & ( - (0U - != (IData)(vlTOPp->wb)) - & (0U - != (IData)(vlTOPp->rd)))); - vlTOPp->out_a_reg_data[0U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(1U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[1U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(2U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(1U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[2U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(3U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(2U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_a_reg_data[3U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(4U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_a_reg_data[ - ((IData)(3U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[0U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(1U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[1U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(2U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(1U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[2U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(3U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(2U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); - vlTOPp->out_b_reg_data[3U] = (((0U == (0x1fU & - ((IData)(vlTOPp->warp_num) - << 7U))) - ? 0U : (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(4U) - + (0x1cU - & ((IData)(vlTOPp->warp_num) - << 2U)))] - << ((IData)(0x20U) - - (0x1fU - & ((IData)(vlTOPp->warp_num) - << 7U))))) - | (vlTOPp->VX_gpr_wrapper__DOT__temp_b_reg_data[ - ((IData)(3U) + - (0x1cU & ((IData)(vlTOPp->warp_num) - << 2U)))] - >> (0x1fU & ((IData)(vlTOPp->warp_num) - << 7U)))); -} - -void VVX_gpr_syn::_eval(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_eval\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - if (((IData)(vlTOPp->clk) & (~ (IData)(vlTOPp->__Vclklast__TOP__clk)))) { - vlTOPp->_sequent__TOP__2(vlSymsp); - } - vlTOPp->_combo__TOP__4(vlSymsp); - // Final - vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk; -} - -void VVX_gpr_syn::_eval_initial(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_eval_initial\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - vlTOPp->_initial__TOP__1(vlSymsp); - vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk; -} - -void VVX_gpr_syn::final() { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::final\n"); ); - // Variables - VVX_gpr_syn__Syms* __restrict vlSymsp = this->__VlSymsp; - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; -} - -void VVX_gpr_syn::_eval_settle(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_eval_settle\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - vlTOPp->_settle__TOP__3(vlSymsp); -} - -VL_INLINE_OPT QData VVX_gpr_syn::_change_request(VVX_gpr_syn__Syms* __restrict vlSymsp) { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_change_request\n"); ); - VVX_gpr_syn* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; - // Body - // Change detection - QData __req = false; // Logically a bool - return __req; -} - -#ifdef VL_DEBUG -void VVX_gpr_syn::_eval_debug_assertions() { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_eval_debug_assertions\n"); ); - // Body - if (VL_UNLIKELY((clk & 0xfeU))) { - Verilated::overWidthError("clk");} - if (VL_UNLIKELY((rs1 & 0xe0U))) { - Verilated::overWidthError("rs1");} - if (VL_UNLIKELY((rs2 & 0xe0U))) { - Verilated::overWidthError("rs2");} - if (VL_UNLIKELY((warp_num & 0xf0U))) { - Verilated::overWidthError("warp_num");} - if (VL_UNLIKELY((rd & 0xe0U))) { - Verilated::overWidthError("rd");} - if (VL_UNLIKELY((wb & 0xfcU))) { - Verilated::overWidthError("wb");} - if (VL_UNLIKELY((wb_valid & 0xf0U))) { - Verilated::overWidthError("wb_valid");} - if (VL_UNLIKELY((wb_warp_num & 0xf0U))) { - Verilated::overWidthError("wb_warp_num");} -} -#endif // VL_DEBUG - -void VVX_gpr_syn::_ctor_var_reset() { - VL_DEBUG_IF(VL_DBG_MSGF("+ VVX_gpr_syn::_ctor_var_reset\n"); ); - // Body - clk = VL_RAND_RESET_I(1); - rs1 = VL_RAND_RESET_I(5); - rs2 = VL_RAND_RESET_I(5); - warp_num = VL_RAND_RESET_I(4); - VL_RAND_RESET_W(128,write_data); - rd = VL_RAND_RESET_I(5); - wb = VL_RAND_RESET_I(2); - wb_valid = VL_RAND_RESET_I(4); - wb_warp_num = VL_RAND_RESET_I(4); - VL_RAND_RESET_W(128,out_a_reg_data); - VL_RAND_RESET_W(128,out_b_reg_data); - out_gpr_stall = VL_RAND_RESET_I(1); - VL_RAND_RESET_W(1024,VX_gpr_wrapper__DOT__temp_a_reg_data); - VL_RAND_RESET_W(1024,VX_gpr_wrapper__DOT__temp_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} - VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); -} diff --git a/rtl/obj_dir/VVX_gpr_syn.h b/rtl/obj_dir/VVX_gpr_syn.h deleted file mode 100644 index 67deebe0..00000000 --- a/rtl/obj_dir/VVX_gpr_syn.h +++ /dev/null @@ -1,129 +0,0 @@ -// Verilated -*- C++ -*- -// DESCRIPTION: Verilator output: Primary design header -// -// This header should be included by all source files instantiating the design. -// The class here is then constructed to instantiate the design. -// See the Verilator manual for examples. - -#ifndef _VVX_gpr_syn_H_ -#define _VVX_gpr_syn_H_ - -#include "verilated.h" - -class VVX_gpr_syn__Syms; - -//---------- - -VL_MODULE(VVX_gpr_syn) { - public: - - // PORTS - // The application code writes and reads these signals to - // propagate new values into/out from the Verilated model. - // Begin mtask footprint all: - VL_IN8(clk,0,0); - VL_IN8(rs1,4,0); - VL_IN8(rs2,4,0); - VL_IN8(warp_num,3,0); - VL_IN8(rd,4,0); - VL_IN8(wb,1,0); - VL_IN8(wb_valid,3,0); - VL_IN8(wb_warp_num,3,0); - VL_OUT8(out_gpr_stall,0,0); - VL_INW(write_data,127,0,4); - VL_OUTW(out_a_reg_data,127,0,4); - VL_OUTW(out_b_reg_data,127,0,4); - - // LOCAL SIGNALS - // Internals; generally not touched by application code - // Begin mtask footprint all: - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIG8(VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__write_enable,0,0); - VL_SIGW(VX_gpr_wrapper__DOT__temp_a_reg_data,1023,0,32); - VL_SIGW(VX_gpr_wrapper__DOT__temp_b_reg_data,1023,0,32); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__0__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__1__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__2__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__3__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__4__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__5__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__6__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT__genblk1__BRA__7__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - - // LOCAL VARIABLES - // Internals; generally not touched by application code - // Begin mtask footprint all: - VL_SIG8(__Vclklast__TOP__clk,0,0); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__2__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__3__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__4__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__5__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__6__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(VX_gpr_wrapper__DOT____Vcellout__genblk1__BRA__7__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - - // INTERNAL VARIABLES - // Internals; generally not touched by application code - VVX_gpr_syn__Syms* __VlSymsp; // Symbol table - - // PARAMETERS - // Parameters marked /*verilator public*/ for use by application code - - // CONSTRUCTORS - private: - VL_UNCOPYABLE(VVX_gpr_syn); ///< Copying not allowed - public: - /// Construct the model; called by application code - /// The special name may be used to make a wrapper with a - /// single model invisible with respect to DPI scope names. - VVX_gpr_syn(const char* name="TOP"); - /// Destroy the model; called (often implicitly) by application code - ~VVX_gpr_syn(); - - // API METHODS - /// Evaluate the model. Application must call when inputs change. - void eval(); - /// Simulation complete, run final blocks. Application must call on completion. - void final(); - - // INTERNAL METHODS - private: - static void _eval_initial_loop(VVX_gpr_syn__Syms* __restrict vlSymsp); - public: - void __Vconfigure(VVX_gpr_syn__Syms* symsp, bool first); - private: - static QData _change_request(VVX_gpr_syn__Syms* __restrict vlSymsp); - public: - static void _combo__TOP__4(VVX_gpr_syn__Syms* __restrict vlSymsp); - private: - void _ctor_var_reset() VL_ATTR_COLD; - public: - static void _eval(VVX_gpr_syn__Syms* __restrict vlSymsp); - private: -#ifdef VL_DEBUG - void _eval_debug_assertions(); -#endif // VL_DEBUG - public: - static void _eval_initial(VVX_gpr_syn__Syms* __restrict vlSymsp) VL_ATTR_COLD; - static void _eval_settle(VVX_gpr_syn__Syms* __restrict vlSymsp) VL_ATTR_COLD; - static void _initial__TOP__1(VVX_gpr_syn__Syms* __restrict vlSymsp) VL_ATTR_COLD; - static void _sequent__TOP__2(VVX_gpr_syn__Syms* __restrict vlSymsp); - static void _settle__TOP__3(VVX_gpr_syn__Syms* __restrict vlSymsp) VL_ATTR_COLD; -} VL_ATTR_ALIGNED(128); - -#endif // guard diff --git a/rtl/obj_dir/VVX_gpr_syn.mk b/rtl/obj_dir/VVX_gpr_syn.mk deleted file mode 100644 index 7d5ee19e..00000000 --- a/rtl/obj_dir/VVX_gpr_syn.mk +++ /dev/null @@ -1,53 +0,0 @@ -# Verilated -*- Makefile -*- -# DESCRIPTION: Verilator output: Makefile for building Verilated archive or executable -# -# Execute this makefile from the object directory: -# make -f VVX_gpr_syn.mk - -default: VVX_gpr_syn__ALL.a - -### Constants... -# Perl executable (from $PERL) -PERL = perl -# Path to Verilator kit (from $VERILATOR_ROOT) -VERILATOR_ROOT = /usr/local/share/verilator -# SystemC include directory with systemc.h (from $SYSTEMC_INCLUDE) -SYSTEMC_INCLUDE ?= -# SystemC library directory with libsystemc.a (from $SYSTEMC_LIBDIR) -SYSTEMC_LIBDIR ?= - -### Switches... -# SystemC output mode? 0/1 (from --sc) -VM_SC = 0 -# Legacy or SystemC output mode? 0/1 (from --sc) -VM_SP_OR_SC = $(VM_SC) -# Deprecated -VM_PCLI = 1 -# Deprecated: SystemC architecture to find link library path (from $SYSTEMC_ARCH) -VM_SC_TARGET_ARCH = linux - -### Vars... -# Design prefix (from --prefix) -VM_PREFIX = VVX_gpr_syn -# Module prefix (from --prefix) -VM_MODPREFIX = VVX_gpr_syn -# User CFLAGS (from -CFLAGS on Verilator command line) -VM_USER_CFLAGS = \ - -# User LDLIBS (from -LDFLAGS on Verilator command line) -VM_USER_LDLIBS = \ - -# User .cpp files (from .cpp's on Verilator command line) -VM_USER_CLASSES = \ - -# User .cpp directories (from .cpp's on Verilator command line) -VM_USER_DIR = \ - - -### Default rules... -# Include list of all generated classes -include VVX_gpr_syn_classes.mk -# Include global rules -include $(VERILATOR_ROOT)/include/verilated.mk - -# Verilated -*- Makefile -*- diff --git a/rtl/obj_dir/VVX_gpr_syn__Syms.cpp b/rtl/obj_dir/VVX_gpr_syn__Syms.cpp deleted file mode 100644 index e62e04b5..00000000 --- a/rtl/obj_dir/VVX_gpr_syn__Syms.cpp +++ /dev/null @@ -1,19 +0,0 @@ -// Verilated -*- C++ -*- -// DESCRIPTION: Verilator output: Symbol table implementation internals - -#include "VVX_gpr_syn__Syms.h" -#include "VVX_gpr_syn.h" - -// FUNCTIONS -VVX_gpr_syn__Syms::VVX_gpr_syn__Syms(VVX_gpr_syn* topp, const char* namep) - // Setup locals - : __Vm_namep(namep) - , __Vm_didInit(false) - // Setup submodule names -{ - // Pointer to top level - TOPp = topp; - // Setup each module's pointers to their submodules - // Setup each module's pointer back to symbol table (for public functions) - TOPp->__Vconfigure(this, true); -} diff --git a/rtl/obj_dir/VVX_gpr_syn__Syms.h b/rtl/obj_dir/VVX_gpr_syn__Syms.h deleted file mode 100644 index 9c07ff20..00000000 --- a/rtl/obj_dir/VVX_gpr_syn__Syms.h +++ /dev/null @@ -1,35 +0,0 @@ -// Verilated -*- C++ -*- -// DESCRIPTION: Verilator output: Symbol table internal header -// -// Internal details; most calling programs do not need this header, -// unless using verilator public meta comments. - -#ifndef _VVX_gpr_syn__Syms_H_ -#define _VVX_gpr_syn__Syms_H_ - -#include "verilated.h" - -// INCLUDE MODULE CLASSES -#include "VVX_gpr_syn.h" - -// SYMS CLASS -class VVX_gpr_syn__Syms : public VerilatedSyms { - public: - - // LOCAL STATE - const char* __Vm_namep; - bool __Vm_didInit; - - // SUBCELL STATE - VVX_gpr_syn* TOPp; - - // CREATORS - VVX_gpr_syn__Syms(VVX_gpr_syn* topp, const char* namep); - ~VVX_gpr_syn__Syms() {} - - // METHODS - inline const char* name() { return __Vm_namep; } - -} VL_ATTR_ALIGNED(64); - -#endif // guard diff --git a/rtl/obj_dir/VVX_gpr_syn__ver.d b/rtl/obj_dir/VVX_gpr_syn__ver.d deleted file mode 100644 index 956a62b4..00000000 --- a/rtl/obj_dir/VVX_gpr_syn__ver.d +++ /dev/null @@ -1 +0,0 @@ -obj_dir/VVX_gpr_syn.cpp obj_dir/VVX_gpr_syn.h obj_dir/VVX_gpr_syn.mk obj_dir/VVX_gpr_syn__Syms.cpp obj_dir/VVX_gpr_syn__Syms.h obj_dir/VVX_gpr_syn__ver.d obj_dir/VVX_gpr_syn_classes.mk : /usr/local/bin/verilator_bin /usr/local/bin/verilator_bin VX_define.v VX_gpr.v VX_gpr_syn.v interfaces/../VX_define.v interfaces/VX_gpr_read_inter.v interfaces/VX_wb_inter.v diff --git a/rtl/obj_dir/VVX_gpr_syn__verFiles.dat b/rtl/obj_dir/VVX_gpr_syn__verFiles.dat deleted file mode 100644 index 29b32430..00000000 --- a/rtl/obj_dir/VVX_gpr_syn__verFiles.dat +++ /dev/null @@ -1,17 +0,0 @@ -# DESCRIPTION: Verilator output: Timestamp data for --skip-identical. Delete at will. -C "VX_gpr_syn.v -cc -Iinterfaces" -S 6746612 12892413243 1567548409 0 1567548409 0 "/usr/local/bin/verilator_bin" -S 1676 1565244 1567474434 0 1567474434 0 "VX_define.v" -S 1179 894272 1568146678 0 1568146678 0 "VX_gpr.v" -S 5776 894945 1568156400 0 1568156400 0 "VX_gpr_syn.v" -S 1676 1565244 1567474434 0 1567474434 0 "interfaces/../VX_define.v" -S 193 894834 1568154198 0 1568154198 0 "interfaces/VX_gpr_read_inter.v" -S 273 894835 1568154164 0 1568154164 0 "interfaces/VX_wb_inter.v" -T 103876 895616 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn.cpp" -T 6427 894948 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn.h" -T 1458 895150 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn.mk" -T 550 894947 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn__Syms.cpp" -T 789 894946 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn__Syms.h" -T 363 895151 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn__ver.d" -T 0 0 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn__verFiles.dat" -T 1257 894949 1568156400 0 1568156400 0 "obj_dir/VVX_gpr_syn_classes.mk" diff --git a/rtl/obj_dir/VVX_gpr_syn_classes.mk b/rtl/obj_dir/VVX_gpr_syn_classes.mk deleted file mode 100644 index 69a933be..00000000 --- a/rtl/obj_dir/VVX_gpr_syn_classes.mk +++ /dev/null @@ -1,40 +0,0 @@ -# Verilated -*- Makefile -*- -# DESCRIPTION: Verilator output: Make include file with class lists -# -# This file lists generated Verilated files, for including in higher level makefiles. -# See VVX_gpr_syn.mk for the caller. - -### Switches... -# Coverage output mode? 0/1 (from --coverage) -VM_COVERAGE = 0 -# Threaded output mode? 0/1/N threads (from --threads) -VM_THREADS = 0 -# Tracing output mode? 0/1 (from --trace) -VM_TRACE = 0 -# Tracing threadeds output mode? 0/1 (from --trace-fst-thread) -VM_TRACE_THREADED = 0 - -### Object file lists... -# Generated module classes, fast-path, compile with highest optimization -VM_CLASSES_FAST += \ - VVX_gpr_syn \ - -# Generated module classes, non-fast-path, compile with low/medium optimization -VM_CLASSES_SLOW += \ - -# Generated support classes, fast-path, compile with highest optimization -VM_SUPPORT_FAST += \ - -# Generated support classes, non-fast-path, compile with low/medium optimization -VM_SUPPORT_SLOW += \ - VVX_gpr_syn__Syms \ - -# Global classes, need linked once per executable, fast-path, compile with highest optimization -VM_GLOBAL_FAST += \ - verilated \ - -# Global classes, need linked once per executable, non-fast-path, compile with low/medium optimization -VM_GLOBAL_SLOW += \ - - -# Verilated -*- Makefile -*- diff --git a/rtl/obj_dir/VVortex b/rtl/obj_dir/VVortex index 2ae7e3655588ac377b6d297800d0d087135f723b..2348e64d1f9a3c3cc7a60745be7b267e2fa06f0a 100755 GIT binary patch literal 463020 zcmeEv3wTu3)%FZzBq%uXf<{FNBFd!|yhK5a2Ic6Wpm>Q=6+sa12$e*!H4q#|b9y|Q z&l1IYDXrRKt1a515xGn-X5yt96*a9?MvHplM2(6vDw_X&*WTyMnaM@$XTSgXpa0`w za?aj+?X}lld+oK?Ui)%h`s%}P`vd~P-hn_>uRtKM8-7#!1_H6F!FUS<_Q5ZL-}LEI z#-D7QXPkLDW3&GSvx8lRh-VlIm_Ge%W9r%2Ad-JxUUsAogSJ2jznygI^y%fZ7nEl} zbMf8MAC*D!&*q~>_{T8o<^9VGRC(`snLd4fdBx26UQ{l=ofh{Nd<(-0#0|R{@-@B; zeZ)8Yve{S7n|+Po&#v#18ilWyt}eqp(>H7G)$=nI&ZVza3jzB{wk{asknMpr}~bLDgL?jW!R4oT|Vm{`^81&m(QAh@kQkqAtkpx zN;N*W*D~DGKk#qXtm(5C%$hx~e0upsGjs7pG`@dm0vYzxmy3J4OPEf`#dqKxs=gvK zfMK|&f77SWoIn5Y3`8!zgET%r79abSY-X~9U-K%6@(3N5i*K05=e7sI{PlI|c2T{vxxT>XR<;X#r5az+Z-`0#>#4q(adFbb(@r%eOgvj>Dh(-FkkJ%z z%N11*&r{OEe(UGmff#p3Gb`W<@hHSI34ru(@&b{E0)f&~LxC|EdlsA*3e31xjb(&e zxiJ(t38=UKc&EV1cLD*b>nZs0-;?@R2nN55UxmbW{ik4`odVVMTQ?m4{Nhc!zxk({zl>lPD#B0dxa-bP$UDos zv~}+d!4XLF%lt6ZpLlLR7=L{KST5}jrU~cvA?NyNTISBW=&Dh3=ar9wQW47d9K*Ny z4h5~3&s6k}@!<)6wFO)YX6gi}v#y_CK6}ogC%Ab4F7+<;RY$ejc+ zwr3MW5?8MTPu3OT4>8@buy>#{;R1IG;W#c3?&>T!a1gjPZ$Np%*bcbB;>ztE7)P%g z5V6V}07Mdb8yFuowg*%1)Ofs<+UDdL>*lfYHbi3a@*z3lJ^W!1^xC4{3h%lauZ~^e z9pldjya)Qj!1GJsaijd?t_Rv0$_5%!@S=6V?|NrXlkM%8uSBf8W>8vDxt_z2a}E)i zM!TfJrZng40Iq6jRysTKc-iwnBM*v@Gmd*r>xRn7M$juOQ=x@4?{C055`*7SV*A|xc8Lz_=vK>NwKfWu zrA9TK@MqV>r>LOOkT0$D%P{0qvSX&JjqO#H+e;UQ@%N-feZ%V@!p_mDfe6l!$V=SF zb5ng(>gepAj-I1CMZ!q4El|!lW6S)b@MPD6phED%>*8j@sqX0LFgKuqMjGi5-jAMBFv0@zyVnna&5MdV&f~ID0 z>wjbD-iFf=0~7h!y(X1(*#0;LM*3{3p<#3?9ay2`LHL0?-&S-*Aq+29YSx zD`eXoL`36xiNO4V(oeFIHmRh1CKZg%N~%{${StvEV4`Ow{Z1tnBm(bOp&q)dDpF)2 zDG|7n)zi@{8C@>XLyF?;xy#oTbcEX(Jx!t)oO9&vh;Cj@eeO|x2J41c!kvnDbQ%Ey zOa|yjNPv71X8zB}3v@5Sl{H7K%BG0*PLOw)-U8nrP*kUgbZ<-@NdWCCG`l zKsZLuB#ce?3%WOrGaACtoB3WAN09jH_>7zJh&`pRpbj>Bm?sc3I#C@GmaERN-&L&j z1`|3Vij1j0Xma{`)P|9%KAC44PHJ$c#80;~v4DwrHK||?0mzb_%Xf=bwgt*}iA0TL zFgm9#nA(Df;I+GY5v^;#?dU*{t!xUE@1Y+3kR6=G__v^UfSq~j`Cex$z_5(2(9WTO zqmI}H`>YBCvUFtuhXP=6h-KE5A^}dKD!+;hlO}Q^iK>Ds39-eT#;QVuC{}pg$9;{2 zittJ#H^L7r2t%bhW*{{wz!O#RXh8m{Py<5f)Ez3+l$G{ER;W2Ev@t8xk`>yN6-s7> zwq%8ztWaB4s9lHFp$38VRU;wJcT#bfPeXUKi_X~W{C+}ERn%M-09>Zdt2qq?;PV2Q za0;M5Q&T6J4T3IWZgvg_vPtH@QoV_h%=dWp1r(Mq+GXkyO2tSkJ$*STX(6v4zYMR@ zh5{Lm#6D5uQC6$kgctVzH(K>!jP2Q!o&-u2+W&`JwY~zCkXGGSH2Y@fm2K7isi`NUwrleNZj4di9J-Oc9p*^RUehzNvS3__?%3biWfrtI-9lAN;1Kdb235&Rj zx{z7laMIGf2|FSK`?Bi8*~PtrKBiq4^G*F@c8 z7r!VPIN?0PpfK~3Grii0CUlv};X)PnM`9M(e`a8pbX8o;EAA(%xcR!c+-`ZRoDJ=^m@7c_KUCV#Li5_)+gyiUbn7jL_k)F+&$7?fIcoZ;2D zK@^6FPsFN9qso^=!dJ&xx)j@+nkd|e(A>=dL z5TYjGKLz2FKf!d6uyiuAHHGMAIGR`xA{)sIK3lh9tARR382Y;b!Q_ z@`bcC8rwjGc&(z9+k1y^9_e-rMNatf(kqYc6JD~57hNM%8r#Ep;U!vJ+0NyTioHQPXTF?)4m^#5op2h|i0NV^DNEuN zg9-U~T#$;$Iu=ZQ#iU9UZ+kb$1O*5@%R z(KGpIWg5JD%wv+U0EJ&c-re9uYu=^(yt@#oop_hlyd#Ss3(_+))x7sYC7+trEC-A^ z0=;1+8rQCObn z3Ja!Hov`$(*jFJ|^_|>ChsvZI7qnJ)0i0K{FG%#!7k(VByR>=s;svSmbLk5KxQvr? zRHm9#hM#!F1wPbYrjbrexN*U{)$3NL_UbyGPL$ROXu>)WrM*0E55?>;iCmbS6rl{z zmej`26Vx+IfOwXDf#wgL{L?(<4>X3R&A^)^svgi-dRcbxa+x~nMk9vLvErST;d1G# ziO{F>6jCNa`EuGBZ4aWS#r}b!tkCO7kEZj&w>^)bOV3?jcXU)6-)14aEVsxT-6B!^ zR%8I$YU7*iJbs!;=4oyoPbFLhQflMXp)057!B-l(7!L^GPF0m1f${-VG*;*ck_Z=X zXartTJ10U1`0Av_L{CXkleQLcK5Q3Xz>&iW6`rDWz-rfqFre8ow%gy(2LZg7jAjXE zsTdWaGN~`U0j&Id)m-A2VO4hdyaR6CG={J6(zw!uXGIpbUA6>f)7pD}4hqawHGEjL zd{{9R$0d$4iOY_~1t{T|p8%@v&_hSz|CO^NW^6eV>aMwZ_En>6*IQ;}jp}GaAswzJYl%Eb34U(}e)D%(tyn+^pT^wdCvYoFD5?hh42Gf%~ zE9JM6ON{7=K#JkxW06C_{CA9|XsN3;<^qNJS;hi$uq(`MuALH!WH5g`t#{xl$T8^h zxLf%t+)pj3O6mAfKM+ES(BM7B{eI^?VM!o30_Od10sv zRvf;#GK~fZR1A;UCClN|bgYY!#U60>8$esKq( zdR1OPMO&e_y?1oYzj*=e6ywT^6I@N=&HBiz??lYz$Pf%N+gen9vl1p?MG`7G8Xsg& z85E0$BOB_|Az6pp9$6NFBN`4vE@vd+u(n1MG6}Hqz0{jVO;@!&r6Uzu4GwX=$ITki zS(^rbDoY^A?Edv|C_yr6xp zhk61s{c{b7rqjBys(z3l`^8_3+%PwnTz-`-7EsKVS8m ztliB5p%UhkukvOE2CA~8Ie8Pt5no#}e-`_=PK1?A2My_KzHQAzjP2rmM!Z$A3F{B< z5m7{hq8>ugiIBc%Q&&E{-Ub@9FBaW{s&o!?S7aBXT`#Rv!aitw*%|ug<8$7`=suig zeZA9b=)~I(nmBxe2~RawS?e9F1>zZO9-8>+z=RvQ6V^i{wVz5QNWD`SY>p<6S1_IA z%LyU@Dj*Q9rkRcmT`&Z4UmK_41j#-ZR^A{$!paLQIHgPY0*)%lL157bCW;RFv+qul zk|ENU23_%BYR~8#tl+GS&Vdy3TBSTiXc3(dyT@*F822-_Jk|YKZN$QfE({d3i za<(_2U!|jN)S*S>mVmrXQ zNCVFu;kg5zZwaQJAm>}Bi^_pv$;B-J(PfS!WsT=r5=odf`4^z^9`!su!zl zSjUHcf-L(-DbUz#p?fAFjxP^Jv$BmcgBS=w8x6r0lMPk{TPfJ?rqAO@h3xHppECEiqH(ACDS&iVbre$06U?``iAx2AI$TRi@yfDsau7Esu4Zq1{Wy26- z6V;l49qEopF3VDAu`UplHJAl1*_3a-9^h*V05#j7vj|tz=qf z`+>tY2cwh?iBGb(WRMT$pprzBb*fP!GArThNmAlyg1MFCTbBawWy~@LGloN{S-Huq zXfd&e!<^hS2_iB9Vp6$90UsRBj_t-3I1v~i5d)?5CJP*5%GUU1VHoeJI>wri9)kA!!_ulnL$4A4NU z6)A?^M-v8|VkEi~)^<`v1(mVi{1mkZQ_oqIVALi%f}x`<9%u{>Q7j!VDdZ!+f2Zghp7H)JyKe+b#VSwl4 z!L@c$`=C(fQ+D1jf5NQFj`9j6W*T1$Msu4Ss=4S8pl%=AE$Z??p7UL14)Bx5owQfk%s86Fhf*i!7D2>H%NNBEr;ryKssHw>SqWXD_5oI=9zw#l5r%@%lTF{iMG+<&3pM*0I<1U+Kw?%25Zx)U$X-le+wn__v&DpKN`skR< z{#G$sxmO6TSXJF;AVsOkj1T|XZHci6_730Y21h_0Lv^EnM&ph=f8>xTUk>DgA;P z3#C-zYB_yWS?@r-GbmdUTuSd_t94V01E+MKc1I6sRXwB)o7_Fl-Fry;fbHB3o$=GU zPdo7R?$i49kamv0ZE{+-RHeBtvIxC=7(cEnsN>SK)e*S!Of)^J4jm)GApF>i93rPtORBbSFbwh#Z2I>uuS?u*F05L8RNiW82f)$WZ zfr-Xv5c2{>1P3c2;&+*JA)*Qx&_mfPC=3ylS_eyPCDspKg0DMxu5xnkq0p=(%HKm^ z>F9tLxfhb*_}A{RgBwHb=io?W#O~h;?FEndwdeHK8)fa1GQ2zYhrxThpcjc7RY+2F?FbgZsCNxiOIB1~Mb{9k7kP@@JWC}HCp%z_EU`Qcs!}Jq>3;%i zT2G}*#x~w3@oA1OKxDT{!&&)Lv;uVU@~$%RSJY7)tZK&cn68@nub8! z1qi)(5VMWy5vjAV!-ZM&~dxSvA;C;YMF5L#8M&o0MSIO-x>{%(hll%;0v|Tcn zAj=g<5|zZyt7J$(vP9~3v?5x4o~(}*Apf7vg1Fv6I6nq57tn-^w4S4cMjE*8xD0nB;`fNq+=^zvT+RlbLN3}h@_4ei811;M7B^Zpq!H^oF*jRE{QQbT7{dyA^g}A zM8rpp7j{f_v3(|Og_RwBQ4>aOb%O9^HU+cN(r(M z{SnE=8l~Q5DRKW$aZDbdYSmTO-Hci}vi~dL{FY#PEBgt)_bWs!*bt{q;C`ob7_}|16aChk)MpiYo?pB zMaF;-4iuv`-5(IdE?I#w!ii8i?2`Ri#76dv&dPokqwSKfrU2wY1%j$&b=Fb=$?B{L zFagy#6lKRr^IDPn(tH#^b?z{3{qoG%&>JXH%huy0c))o?>0s$&CxTeFt`c!LsaJKK za|~WHb&c4eG7zcELVy2Dpz>EDg=K!oJhnP8W0y>0rDS9`A)R)~WQIRL#{!v6s3d;g zkn%i)7&W@m3Y`lmY=AHaoQ4;yApj6R;*=I#rqs6Ex*W@#^oBi`%H&BIeqN zQf4=U9TxyUQN2ZAJ0>Y2Y^Rc#kCbAnM#b=pEnq%Xx0y__ONJ6^gMwNHDEy2X4RXAI zl+|Qsd=?_=@1lEq$qDB#NJI5nIZ2FI_i8dfCVkh6<|z9Z_~RhE7bYZ(u2+0q9NTEZK>>3PG@}9m3DgHK;m)cvh zct}46H{D!<`EX!%<^O2BE^c7!`m78LI%`l->fdW8t5!}E5aTU^PN5nmTF`3vQB8`_ zn(Uu;$s~fbDh1{M1V2ylULqh_iuW^!9s0x=g(%^)B5alBk2TgPOJp}Up_%e&6{ZHb z5rcp%b!)`l{}xU-NG`Z`4(Wsx=bBAQf329LYBK^*+Q_&UQO-$<+-8uAp8?)Vjh>Lk zEcqEh_EsQCfZ*pD8B3LPkq>UJ!Ky~*dq&0=m;yM1F$DXKjG(HH%7^{?=tZbDBvJa% z%gCbaiGQkb6vz|Kk5O3bl_E0Aq`d4Xus{z%qT0?ygl^i~i}9LKZAy*PdgMVW@K&4i zJIk=v`XW1yYV!4`Dkg=9%Px5VL1#9|Ln~c?@B<9bXQ$UE+af^_$5G}NOgV&n!jgg3 z(pVOV!>n}X4@RUTqcwR)@c9J4kNlGZrmrAs2BWS=6xL0RO^7(15#@|PP;w1r%tq!i zX{|%}dLa#WZw0D&o<&K)6x2PV-b64;$PT66797bk&X*4ee`WK_Pib7!2ncAao{{=>q`x3 z6}m*4I0Wt3e6ahy%PjV(lC;^CQ+NP+}20&nyuC zs7eK7y^MZ}^;e@#=w`BIz;mA;4NP*DsexUU@783L!m0J1GQ)ex=|`ohp&kHK>vLc| zmdnFPDQ2CQLW34QSl;y zl<19UWin9Cbr2v)I5SuXK`mG7v@I#LbWQlGCfo$i}a$SQhDtnOqc zEf|JbH40+g>;en1aBs@Ge53k|jldHnR%WA^Ir!5Z;pS?0Xd`>((yrMZg zyfT@H4Fd$X9wuTx!rN%Pq4H?l*k}YJcC3^SGd4zrxa~Y**D_PYvK1{NpX<5p%Z^Dp zn0O-kDprgf$|5-8jKEXPs71|Rg5gs2>`hdWnS6txYE%0w3&+LPKV#6`b10w}H;@&w z;3Pdq`|myXJ(u%%?GqWE&iMTsvD=a{jksA$J$K>;YJ~d)J%9cWiOcW1PLO0pP-(t6 zFJWzA>~{*iu`bOHmFc%=0=Z;7H@&&ujN0pK9Z0D?tN5G$UKEdl@w9)c?gHItmjr$$u^E8H+@UVPiD1=D3gWzAX zi@zML#-huAjM_Eh4+c(|ua`O-5P}k@PZm*}{;EPK#SA@mBF35fvyy9l$#)|;b)0i1 z1Q0{5&ObqgB>y$ce?(R?4Fv#8^7%+c$DD)*csC5&hokAf;XC5!V7npyNG5M<1|1_5 z;7A47@p=y69v)y{zG;VA>_@1UHQ=KYq>zvKkZpVpBHvb#ukdjgOK4UR^?cMf^%WB- z^pqq+2ttoad~#O>e76F=M*$B+_WzO?9MRV%<@*$dJQAQxhT})#HFH81&B`6s&M{Cp zva`h7`hkrFgTzsfohR>^?V0^8gPXk(O0srPDd@b%LkzKJ2zig!c_XjB7ctu-%-$!G zh=b=H5g&#kz2U~&|BezXxq-=)q*by!p9n-Q?za8yC$ zyFVyEW5md6ZeML1v}jllMEN)_8)UOfy&sr!N}a~Nol@*g{$h7k#ZHtVg?l;Mj$d@B zl&f0{Y&l+U^3mJLvs(*F1j$m0B#-07W~s6tB_Ld$LP#FB4a?nu%&y_VySS#D5|8g0Q=4xOk3mhj~; zA4in$7QD{;Qy~rhO-IjB7}V$uwz#59cGIHgTv`o(|HLee4A0t*4_@dEVhcufCA*kD z5z84KmOFt(ws<|S{9`u4u2x^%HU)atT>FAF@~XHzYU|`-uf$`58Ly5t;l+v(CYuz~ zc-ZTI*rES08z`$Y#ROqi-Cv7Xg5NT*sg+y8fAR{&dIh3co)>+BL_ZL%d>}Jntq4ae zS7d^;%A|zW#qg)VE1pZ;a?5xiH}0Njd^LKZc^k}Lo!8xf=(29*X$Po@mjnitWNa+#d*#u3-vzkOjP8 zeHAa1*ld!mDyYq-tlB6!kqyYYHcZdd#+9S4YXex9wR3Re4r{{<+@R^zhJ=8qk;Xmn ztwbwZaH`>HSdZAQ1x9l(w55o3EgS6QmXszmfMCRBFj}7SvHz;0VtgG zMVD21(%B>p4xdl+btedTuM9p7PDzF5Mog`Gt3n8Zk)QxsBT$Qt;bS*kdq^ZYr#aZU z)S%%N({x?0)Gd*OxR}`_=+SXL6UG`oEMv_$0F z8gb|(PLa%4BE!KVDaC`dY8N2MYbCS~K_m4}5pqdV{Z~bj&xl8jHNn=oNbag>SdNQZ zH(U;Go_Y266RlLi`DU{q5?#yE0%4PL>~27S-9_tan{7b(gQwN?8yW24^jd!B0IVM(4ByTaSRzrFC0) z$!}1ngz;DWMb-XFYNz4}(iA3khS#YD5Gj5D9q;SJIE)4bK{FHCGCRh#9&D2R&&FSa zspSwfteRr0fL5C;yW+X4Hdh8yuG-{APr;_`ti^3qm?VdS|!=#E;i?>=Q$$b98H)UP%QSW;4v`Z za6Hb$qMJFn1v|`}Ct;^KWU@(aU!ZPsieO=UFA&ApKyzQibDW039CH2!PdIZNKe@DeQ7p$XVG+uGkPEG)F{oPmTE1rQB#ETaF zXhx_h-w?; zOI`rm)CTBWX-R5n;pXTpX}Jqo&{v#5#m>Tr)(3P%5D}D%)?eaJ6)p)WzXG!g)x?GB z%{Pw&S~Cs{6CJ%HGR|-+N>Kl#+YH0MGv{HFGc`gTG#H}VWT3c=vB(aOJzV}kq8eit zOwM(`m%9UIpbF;N6~CsUe*k|YX6-UOtQZ5)cyE0^Y4tf}Wo2g5whzpv`t%@mt~D94 zW6hfZixowv=r^3-;8p>hkrO9;nz!?ow2z@~SJqOnoP%%n6cV zn+tw;&r&Zm>Pe5`c+C_|hI!S*O?Lns?<;XCk!b8V8$a8>r-+yw-y|y2ZH! zI8mH0Cp`UF4jBI=C2S&RRQ0Qi@aj}z$oRLIT^_cCanYtA<`<}!Owbl%guuW<(V!n~ z=3q|blhOyaW6MXha!X+0VbEMY{)thent*D|)$3vCCbZ|4ywr0w%(h_0j%AC+N8?r< z467oZvQW_vR0yUg=t9p>_gqnL$T7U7n2hfY-+-HhD->q<_696&a|VmR4||KXT2&;E z+Co0GfHfNLW1;&!$XgOj#Vk6efMCEv`C-2%_jI=IiOX9aH{MtGN$~6kQ;r>4fo{k3 zVeCsb-VgfFw0^sXKgZ=740;Sl2Z<9qw$$sfL(BVMMY%bc`WIuM5L&`Z;>azbk;D#5 z7MJQ+F;xj!ow#)n>Q8V2pp9^Hxux|N$i?a)f#g*if5gqce~daqqv;dEH}8z8vTszh zL%XB8RvuFL>epRbPw{14(D-#1 zaoyp-qD!~sGR^(zMh)_WQ8NbdU^8x@-JqB{nun>At$Trs1Z(Y&7u`ndhLW2Q&C?FR zn%`D@ISdJuIS$UFt{bgG5sN33bONW4kPZ<|Yj+!~lIq>u8QyILgxfgsBQ{Su*&@K^ z8F)oG#&R_HawVzmEdb#qmrAi^NYip7TSQjwPq~qpb%$yyS0Ju+%zvE9Wf87FW>Iq> zOWuez8(l-ipS``1R8|-S-*#sAettI29SFkr%O!lYrsD@_SZ*k} z#jRFpUdf-)R@WWT1^&{!EXg@D&pxHV6`fP^x?q|oJD-LN0-uI=Gpa%FAoPp59X6yzGTo@Hb%8POV=*j%TL3$#MHnyp$WRSwB$35n$ zeLb_ObJz+GV%>vQ243&m& zOL>8!MHjj)`$Ovkh)taLko_mSLlgMkgr@%%mE=5tQ_t893}N3SAMm22uKdr^5J$;z zRu+XdS;BBy)yA5t%J%~0C(&11QOb+O%a4IWEz4r@O$(`VIVWA?vt5G9c3Bfl#g(2P z5>1~QzWM51at2SROKc@Dc5*D3_aiz(!sUMUGn=b<5>L&=vT|}o25f%KGA<${SA8_u1zLZ_t3Y}fN z3`xY=Gyqk;5zNzFA#3ps_FcyRphe#8F`nSl8NwCLt`L~@AT*9j%#%vcIrmFUK@qW> z-5vfk#H)I!jmNirBB>uU71TXYz!Za|zXkM#Dy;YZPXouj8+GG?$VdIz8xOt_E=E+s*~@5j6pD?O4uMo5UB zXmfspCu{5>wyq)To%~$jKlT7zkPE!92jIe7;4=UmHC6^&hf~P4ETgl3*0%@t^zMp1 zPwq(=jkN|GP@GUxa!yaPm8nO%a+|mPZC-zM50k{);4hOKy6}xzFA(?`2 zkRUc{JREG@15DErB!;c(nh$V{|K0{|d10oY0Bi^r^n2)7UN-Eim=8HaL;P)s7iDm( zDzVrtv9~s#dO?Q2ulWS8tQngsHR50Ro8CZi;m7kjv2dVU{9=eVomk;@EzrB?G8d@( zNj|8wYbB^x(d^=*HR<>DW1_NBYC~WRXRIj5?P|>V4 z8TAJr2Dh3AO1)a#^H%e;39v|Gkmm2#iv!)_2D(k%ZQbs+Uw)*BYp-%r6YG5mrv@4j zVo@7UaVe@DpNH#oH;9*MS3pRnOOXi&{RG~glI9Dp;q=xzM`N2X901te?p`X%6&D=1 z62Aa8tRlPGOxA%_7gV>S^>NXLWeyfS)QVjlU=V1%SE)&?t;FKjYhcrhizd@1-3_=d z4E1UWsFg9+Yi5WNAZe&mno4Q7Y-YkOc*p=3yr}K7045?DPaQ=(7S2cx(%nRE8+A8P z!NI|qrh@ToZk(U#q1M*qW>}^zvd>>v{T~=-bk)nT(~^rYe z{CVJKJb*iP<@88g(eNP^9)L?#B6f%p!y~{T3$7@W?i~{sRhDh72CuRzumY=mt(T&) z^~bn8;70#;??P0I2XAnNt2wz1SM@ktq%Ozk-agLQS~(01!N@N28LU;en~myt$Il;9 zOCV9KbH6;t!K#JVF2X2v3zdKA-CGWp?;?9+<1!14jZU5AShTO4&U;GjNDu% zW_$WRoA>Cqy#i5ZbToZR_+}G8S>Ac9ICu^Q9%n$tj%0XH;74fbqw$-DUlhNG@Oufr z&+*$2gW!1lF2(O+Ak6(SZ*JWGjj#>+{(|4%@!O6cOlKZR{y}JS>&PeiBre=-{V|G= zvrOA@855et886+1J^g9Om4@om845Ab0}1Ee4Ak31%X3i~Tp(PauFF92U|S9pO-bT9 zBLh|2849MiK#j~m&Fu_@iHAUiGEfscLt&;TP@A`VbsW+eN@NRkJ(+>}1{rgxhx0{n z{W1gfMrSCvS_EoN2I|qyP;lx9)X5nrt20zT4K>(LnC636g>jiBjw1$ zPU2z32tl17Q#`$MrqM{z^YP|fdxNp9oFN6)ja2ycFgy$^YdxHR}V_cMUE zu0g8exMZp}5^(4yqUoU(r+-&*Kb7L*7{rF+p3Uw`*^{N5!&ECKjqZ8#8PbbDD#2Z& zk&s^9SF$3>tuiP+f?3CJi8w9$Cx8!F962od(st|?tO{Xa!PMAjEu z62?XrE0bjZxsxmxnI_=DXzn`mO9{b?!ObJd8pCnIRDQaQRG04-b0Wz z8UyJ@FOEnrrpNUI&cf`HMx-le|6{!oVF`rEnFx5TgOPe}RhBp?>^!u=n~;;9$RPp0 z{OmhPz6vye&By_gkI*DnqoL(YG{_u;IOil#h~?siaqI;z6)BO2k6MZCMD34v zfZBKYX_OuY8!-66orT(^xJ-ccJ5W&@Ly!#qCmJ6N9^*0i*8m6QvyrYCd|vhF=b?KS2}s3UYwBVolsH z*=Tmj!6a^6x5V`!aexHvuqaWz*3umyF5Ui}#C5<$1LA(qWqwqrSP{1jL2~X(HV;mr zA?VzP8FAN~y8_9p!DAtAAc?!50oSI0pUJq5bZ`9}dkgF`+z}_|&(S&Wqk{-3$HF8+ ztXj{o#iQ?fm_Ei_&dmVG5dx|3{Xy`lTuAzID+)2q*TOmD?7LpMm!trI zZb8NH@oDag#yFq9=o-kYm=Hg-rJ=_872rh+j1H=n71af;KSSH0+=4~(|Fh*T_m#W+ z66mv_D!6FTy#H*$n31Ex(5uEWl*&m6&8hHhi$yN}ldP`sRT&%j;(4-}fhUamlKV9g z`lMiTx4wZMUXvPFliH`IJ4Yk-fTm7X?mvno1@({HAUMj$sATZq&nR@B@6Q#mDBu_^ z(p~To0*f0s(eb(du$fx9nx-K+;}_BAV&Si8;*nJj$lDu@ud%Q}_ZZIn$ro#G1|yN% zp3+CV#nj?EF?Q!FbNA|V`?Ol)QH$^VFre|ZOn9)lly04agrCo-C3^!(jsD zMryCl2R-m*<1jPNF@do5MwvA!BjaeYbCAdFMD z(0;K8^u<`Q4r4CfOCH6D>l}qoY-#sd#EvxsAH@X%0ms>Vx>3Os+@A>ji77HR@~AI` zdaVk#U^UJ;Z-+um?pz*9HPRu7+!5^1CN4{AX6b6ajFG^Zih2RUlieaZKjG7Zj^`zI zUt>T~C$Nj)PH_o1>tpr|SZ0#WeIx+MA%smJthkgaF!G! za?uP#F8>r&vrG0Mzynlt_JBjMivr{M3?xUa(8Lxstk0Fi;tOR6FFBEUuSH&Ul}sV3 zv13=s3==J*&d5P>u<~S=e1VTmI`gn@nCtIrVNGys6BFJB^D9f4$U z^|RL%SND;`;{0y}zCZI8A@2{t)%b-#wr{g=^{;$?Fy(UfK?Z*-!LGPE>8t-quCDkd zo2$zZcJ_cd=$F+!Nby#x8@uE>0;Fjm+5>(*Te!M)nsD{r*A!Qumc-)6z83g5kmx*z zygvk2e?epoFA7%|^8IvlX(g+38Jr}+uDJR|`hSwE=WWmC>M002YhmE{x%y9jBJ)04 zGpml4&nM8U~r7@NjILA3hm(kd@&MvT3-3Y&Py7 zn}a*ZDw4Q|3`4A3x&Tq@qes{wQ1uCMH>e@ySYVRPY3g<|@s(hQnUt*@L)v|z&k0+$ zq6;I-OV0i{`;{>&lAu0fu9X1@hny7oGvx7al8=G5_m|lM@mU(}eNKC}Ks^2vF#Bk# zTf5{H0*nIyy4gCEj=JB8WC%pESqa2Wl34t?j0`0|W8VJAtGH5tN+e=C&Xo*1IMDu> z$of2oQn96lHMfiRW#Je}Z>Qc;vDyY)+?LI;sXq+I{=O}nW6vV&90cv`??Mku1)(95 zgbS$&&{tIdfLo>u(J>^0V}E){acrY#u;Qo1g-~)C^S;^Ya*V#q@5M1CAlfw9kH}tY zVyPuzzR%bKqD-E=_!tIJ9gqi{T|r#7oT*y^B0rdzJ^V#B)9yjo`B-LRYVC>k+->-z zgVRh+X_x$*02@UI4LJ8gVcI-?5W)&w|Ds~ruO+egRv9Ww&SKu*A+Nd?00J?X&M;H; zv8db;?K5rXCFFFzlExz;7`{F_Mg+_4qopb|nh#&+q%>~kcOtG&2yb8Id)~juTj(S0 z@|B(H6`(WAWaiY{T-zq|uvKam=)Zj-q7@@P)OuvQ)LQBgUCT$N*5&#@^9LePT-H?e z-;Ot5{R67TQgJhuuR=%g0sL#vTp)rJfGYs#?xAv_i%6n6 zH9F* z<1~|}zAb!|pvU9~X_BML_rA+Sy+XTI2)Fg!8q!$SDvH8H^I04XkI1zX>q(2V&)Z}) zHLs7+mkF|%TkyL{GMX^Cj6NQKE~8!OCjhM(z4}eOc4G9fE+oAL#9=j^${6GA40(K? zt3T1XSZ6JmDxgj$k?a31$KTsbrq*V2{0I(Y;P^BeB@h_+&Y>(sf zQE=BB{~G{vIc|_lCEAgH;B|2WS?rrQ{wFw|h*4OT6z_Hw^-90o^Iw)2cEtm zdPH5tYOPf~)v7`|W4096D-k~Dtu7e)pkVSCdLT;enxQuUFqffQsUQ?Xx3%Ol^gm%S zs&Pj#^Sj3#ZC-+3t2Xrt@JJH|?pi$-6++(88;bDAR;-Fy!~aQUO+uwJ|hz(NX6 zfo0U=-AuHm=_@C}M&2_j&hz`UHdvt7o9Etlpn1?{@L|V(pY{fm!JM z8u|#XPB^vgDZOEJ^1NHGXu41MX6_Hm+Ii94{=yHU_8=Z51U=2bajy^J z&mP2Wgt%KlEcQXz9>g3#q;3F$%Y4aKd&#FUc^Z;W_a&e1C68kAaY#POmps}_E?_cS zV1Fd99!^zbNt0x7crxafPz_lywemX6@Phi=D(W%thp3)1<1FJz$W@ z3lP9UhjylqLQf`?*jUs=cK;Rh8rlOML6fT$c}V43zr}*)V<5;<_9+(~S}e6s$lZA= zH$`CQM6|N7qdbI;n&S6Yxn9#`;fn0B*m3Xr@GEv#G0oxIU9W!5YKUA!#HEau?*?i1 z@Rs|l^U)hpo!wM*-U9!;>V#RHe_`D~kdERuu?#| z5eVLMXRNSfix^hUu+MrQFW|d-DDxS2lst{xEiKp5VB6KbHNZBE}mWQ7RgrCT!>n%8L zyQJ%&T)OrlUB85mR=g_8qALaxvuRuQowPxl;%FHd4NjLWvvwccY-ad%Qg?LSLW9iD zuf>RHi1$(zPfFHOt$iJ~rT~>*6 z6gX9R6&j3EAg4u8!XveHt=dMYBb=C1&Fy^|nVoWVd$mPwGFbPu! zSeZ1tn0?n{&|OH!Wkt9L=wE?WnYU)OKMhLWUfVi+yNesAh#8ypMI+b%^UTVJ&59Lf z*#lTmUIt5SIX*eO)H0TX!i$rn5WMYjl@{k}!M7D7jipxE13{cWD7Y3!HN3EC;I3Ww zCOe884#I&!JPBjq4!14pB!;ZO#$g|sY6aF?3l7H~M!&-6ge_xf5Z6<#P#1&YHra>s z7hT5NWO>Dlbopj=6rut*O&ZNyjm9JVI8I`0Mkg?F5(qi7vWLXWMoz|(xJs)eMhQG6@shkQSsw7izBb%vV5%SW?xkw=?lLU zSzU+yC#|=lD$JDCv(c?L`Rqu30YtdJQWJ#D6J>bU7iBNHA7-_&)!)k#ky*Hk)71;m zGU^VFtq=rXD+!Q$e>H*ht*2P`pR+YzK5K5CDW@MOv%G5&OWNa%0`HSX75S})BVF$f z_YSUxv3)#8!|#9swy6Skt*YD_D9`7H9}-hl`B|X+kW6wP zJ(^+8Tc6D1fU=2K6l`zB!Cg|1o7*sK)^H%)o>2|EA&L>+%*GR@Y0rz$$yTfWBWPLL z15V~Z*yt>*g)r4~_%mv7`b&*`Emf8G1aLfum4S^2olRNA{AyV~M=0KbO&d#%Pd>6C zyiICQY*IEjz?#jMUrnkipdQP-fst=rUJyID8M&IOd$qnVW5u$9MdhkUH7x34F?(~F z$&oScj*M|-WdB?HRCI50!lD>8maz15=@b)YZ(D zJ3_MEGeevv2(vA>Avj2`;Ls`e3!it7n1ir~BGzOT&5MA3a;-$Kpe3=XFAH43BLGIT zZ#p*?edS)XaGVEgc`c==#5>VXp~jRHFQp!}2Q0=}OGt6u?HwKH*};?te1#wQP6d3n z0=59mo^Q0ZzQcVp(iijC7f}*8mvGEiVDZA4fR#E;1g-=r_(csn`RSXRgAG4Iy?9LTDF`L>fcsg) zI9XKm0#IX%ukX9)i`(c_Gvy*FETqohRKu+0#2$#NnCV^UA%1PnbGuK;hVpN#`4*(cBnf)=t{71BY-c^PrmcVbH(m^?(?G@*h{;B zW&Vi%!mx!)+)bYTX`>6td`V5g>uBJq%M_8Q=Bsk}X94-?9;cBRv_AhMI5DJ66mPE{m~283aNZQ{d4^mo{nn48dpX*7(Jd3)tV-qEn&M0Zr>K5>qn>zb^xO<6Vd zAM5(pdLHZAgkxPTIM${5=l(Tah|8aFxq#bmmy^89s28;yUVwM(k{_u=Q<5hlN-r5H zSsf#K6mpty66=t4aRWQKZvjr6z-#H-MW3hl7kys*y84(2GJXU-;&yv9yaEC~^ubJ* zms`kH=Vh1w1xm?u>rP$%;!N89;4V9HSz3DxZJRl3K2v({xPEF-ofN=i`+u*Z7}?p?-sot~;e0Gkk<(XrbHLzz&BL{sqw_N9O9-?Ep=znYKDm#16)NJj-D9J9kk@hpe;F@9^>I7@|}W_&S?t z+uX4!f}u2Gu9ZUps~TiPt>q$}6=Q%SDtl#%bk8;(H%HsahIP|O>Tb+~8R2T>Kfo6u zvJZc7XSvTI;5U_GEJr&8+Fz1aiO9x#Q6OobJ2#y*keS?c!-K z^#+{@=R**Q%9^1o5W(+0;TvSQr*0z_tB!qE>M0ASF96J~r$ju($|(u{;z_)!&&jFU z=`X<920DE4R=w?Ni4@dkhWfH(rlIr-M7kTuvU07{xlVI)y}<~b>-d~pX|6)6(r(iE z_5uhbqOCe~hcDw!Dr1I9U(QK7=O)xf<(%fr`2u1=XqP#6*ExUdP~IS=SQ=WLzxb1c3yrx`MR8Q(>$w+fH% z8=^=ae5AnqNM~Fl8AInYh-pPQVueoENiR{WX@xurV*sc+QXvC49-1h08BG|r$&!$2xLV;nDeJF5;-XL=@)zk>L2oa%r#%8|GnBjzK zhXqwQt@+XH?DWv~2ScFFa4cM?lD zC@Y6x>*G1i(}D=yJbUmpo2Ei77kg@Y9w3Mn+C`C24sSxJ`*%lN>`)Wp|(uO({&Uc#kMy=3(Nlo zSVZ5w$Ow_7P(ohI;1$Q$JoyF3J7B}QY+p0N~nDQYtw<6=HE5tKw#L=H$6bEg>xk;H_%V7)248ooq*H+SzVm!e1r>1rV6sO?My9wf*J?#s`t^N{2@C_Kze>E)$3hv3yGDZ{{? z&1i`!O-eLpA{k?^1(&rGhXLvQosEct>xfWuzx%|jEI9-joS9Ftent{aiXSziI3WH; zk+e(l2r^cIV4<}PKM!OBKp=TXsi=f=l?ZggStxytmf;|;#2+a`7T9s>68Td1tL6QD zN#EGV@aGu*xe|Y*HURq#-rWwfnfYp%s9NIrNAa4iNAjIxx!`F&?Hnvm9GNEx%i$PN zm3|237+ePOd2O$k4Repxs@~l{p;$Ob=qT9v=)V4MtlffpPt>v(7=kT zBxFcR1`qi(AYbxk`4AtSE2Q_~wg^y$44-@kl77wc%~Dmji?7p#@2Y4ob}nK^v`gk8 z-Z@%SdjDGpV-NTV#vxaIKf>gjZUDL|GF-++iP4jAUXe~%D?xmzl(Ba4FLfb%XVp*= zvubz9wUX^2|2dGOh6nj-*eKm9;gEhZ@da`n@60w`({!AoNrK+hu!A&B zQ7OXZIwcY(Hhf&??IuE#B%y>W6iqJj_d!4oO^0im%0&eyoNGwaFri6Zx$p=9vaS(% zR9r*}=X2?FE;TbcQ4?~hkt9&FN%hj(SoaGQDFc1%`8`z)k`5sW4~l=$kRCNck)U*g zU3|JOzrtTW)I=65s!;{$dD2N|s*(lUJ18bc^nR>Mz8snu1SD~=ru862fGEg^n4Ymn z-jyi>ZdhUWbvpsNcoqSDTms^()7t{7RQg4o33yl(MZ$5QOaRSmZd&hW7q?v5zfqUD zJ0Q?+4|ZmA?~~pC9vb)dfXgxVxbnUhQO+IL!!0>0lmB#`pVp4#AFA@xCxraNefcYy z{~YEY;^qfUeT777;(dThjd)LpqVzP)c6932JW*QyuKzBgwc5+{e_(6nHf~Xms_&tY z)jm+SmmW?~84|NZ`!*k_E8l$pnz~A%bcOEH44e|^cm4z*bGjQyg>W)3MH(k4Ohu&QqleZ-E9uLsnLiGuPxq2t} zB8&ClS+hRKKlKbr1elRwPRz9)c?bIb%*3EtiS>Cr3P`aFnUm`cs>3dG6(N^{Rd_TQ zA;9Z|WBq~NItSA)1n z_Jv{w^*H&Ez)k{yx(Rmy>sVuJ_&!(-X5BeatAz6+_F^esTE+|9cFAw->N;&*G*n#_ttmVcn7UxtOY9)BuQZLX9irD7 zj-HRXa_e)j!r58`3PotOvlSU!saLP1g@o|;R~=7z)8hVpu~1tTvP+OWR{WC(q~{=9 zTExCMToQDkzzYEKNh%rU%8<@n`TkrIaC7Aoe>9WJC7ZbleYvJ0@Mbx>_h#oaQiJDN znOwpImh1YYq0n3pOsCom+2PvAZ0md1W)%$#e%&cCO*T)@R zHmEVfe8Y1Xsw?HGFtpPUpIXYGeN0u2B%-7#MM#qV^zd)hlzEIEB_VdBDR#Wp$h|jT zgW3Sa-UjZgt~ijWMUiX|-|{M?9LkT^Wg*s_QqWqj625(y?m! z8F0TI1y*IAAwvc1zf{QC!hBNVlzh++{6q+atC~^!cf1jk-98%6XNl{61FmVE%Xwlx z#*v7*wh)Ghxr$#%kC?Uj@~{JV;3!&wJnZdIUuf1L;o<6&W5Xxo@`o~9{xA)fKg`DE z4|8z&Lj^8>s7yxJ5>WvA>^Nt_m-vWJb;ydM_4FP%@52b9fT1H^0E%27b84ZrmL=gf zAW~u3EIne?l9mWg1miIQr_jdp^e$FTm-8NgVTdGBTv4RoV7nAzoBe2=32aAb3_|Lv z0Kn=~klZe7KM`b*SompD+N}h&Y8hj`0VGp34zphGko(C|qa)!^55(Nt&xBgx-Ds0#Vq=GIzGl3^6N3esf z$FM-3aEXP_)6XE7a)RTJQX91z{^=hDucXtW-R!J+&=-RpGQX3c!_gj(n68|xqLoSq zx^ln&L4d{mez!_l&b*tYsnl5Xs(P2A&XS_Ixgy~_NRmaw?!tiK&Sw|k-D$i68(ToP zDhaT+5eIfN_}%b7&oq!K=n7wil=iNaAY+enHxbY|CuJY6@R5ucnc}(O=|vxZHuY?r z#hY@`gSmJn$`|Ia*Q+RabOp=6^%9 z?oO%+*7zcplY~F|B7~-2`67g{0VGU$!wY}KS2`Yq3&?&IpmpNccj0w$16%O?@fY~k zHX`Vrb?Ah3EbsDrn1Mq%f^>B(fSDksj`IQ(rS@twS&Wai$}0p^Tes(`07rAWx82cP z=C0UJ%6kYOAQ{}%h61e4faY_m*gd>r%TO%cNX9-w$$#MVfvg9J-{Lz%P?MA8Zo zZdiXdY&!8di-tIz(Hi7>1%kD5EDvW^T7IO&lWUN1tydlaFJLQ7P*Dlze)7gDbc0J7 z6njLkgItffwPMw8MBl3p_;<8V>PD`LL_F_;>n)%~1FDBn_2~DT*qlB~rwW4RS~^*l z5c0Kym))hcL3?}N2Vp{zF}jqQc<(Oftx`=zS(;+*qvlg8_{>}vQxWZH05!+;K+Ww` zaVEtI6&7l45_?INvM=7d!@333beFb)lxnP2gm!0Imaaun{F$9sSNB1Mq^s4y1`3k~ zE6AyBUJtchxvYD-?&-w)8Xxb^?t%9seAL|FN`oJNH1%Z#(h+4j=Ci=z;gQ zgPQJmKTkTLYSB)-Kb~qwGxaQmq$}PxLSMP~UGLxurIjiwzEr6aNsyBG9+V;~)&)^F1U0^uXi=Wu zIcHw(y*s;mgZTWP=kxbtn7wo7e$SaRGiT<`ojW&BB3bDN!4jGt(EA$r6|>@iZBKXi zJQ#*zR7>ctn|1t*ToBi>q%v2KY4pPGzv4>!GhUZ%FxPh*qAq|Sk?Sc-zbtFoROx5K zExCv=_z*sou8xaEXRGp}$~F+yd<{*V!XRjAP03qWADX~HG*)i#AqHJk_w=~$JZhg* z8>xBN^$OfG>9%0ofM?u8(qLrVme4#)?Rh8y5p$Zc0#5Nw)-TA}IoYO#XRRMwZ?kr? zwJ+QCsrLQ~zATNsSMjM7Pb)R+78Hi@Ufd9alvG(KA>YANsx9urr@lwoZf1Q<*)HV6 zK-u2N4s3gt?G$4LUAD(kKjSG|Z`&2i-8b7>A$-Z%R<*;ebiFE;5>qi_^uUV#%#G|c z$}Z~p`BdFv-tOWCF@$GxA;ze(xED>p2ne?SJ1Bn|<}7!j)Q#X%7|)g}ukx6u?2TvU z$vxEB9Q7GZd{R^UOl>#a=8%thUeVlXeK^PV_-dw;2I16r(ZV^&$4DYA9Gf_x&FJ6n z$8C?PWwDJ%l){A2scZ=Rf5pM-pcGl!!oOoWfeJ;;a-iFKNrI;2IexvwhNeAeKv@}9 zh31iz!$e9%i6&RfgU)M6VbO*Z$kPh6?TQ?>%Ms`DQ`9Nd|C8q%g5ngA~%T3V4kHcBq2CSAecMuKhQw)CK80V;OH*p&0O8itp>noBIZ&r_# zr77tS$|u$N=wk>kwAAy+&2e?Q{3M$;a^PPj%Fa)Kpxxp z`*TwlO|SnWBu(R+zd?SLKiC$3^#BZ!hP=>4M!haVW>JnszGrYoXF7{S*~Vv|a$Qtz zkBKfV#3w&AE3J;JZt~O*%0CO5k2FsCVbcwL%vwW=@i^b*~44}>L-d^vl|EuhOGW|qB@l--QYsH|YyDQMr^ zX`(Vwb>q@$6nBs^>Vb8;$2=N#z9y{8Xz9n?mL5;h+hFMvYtrbNz9#&O3N>v__zRy+ zsR@0zu_j#Xt*L>UFtXO8yZ4-$#I6?B@S%>297wde3pIrl~{Z`g(jh#08 zVYwAWt5XWgLtZ*or#YnKV#()-V&iGO3%+8f&)4x(3K2Bx#c0-xFq4ZN_NsnIPjS^m z^i4OC$;%UbEOHj}lj#Go1Pr^E;#=-`eNm^rh*BS2p17L6odjf4asBPhX@)bho23)Mt?G)>rVD6+@aud}UpqxjdW9#rpaU zl#-^VXlk1lBCvltl+l=yZYob=rrKms;#VMb!n59pUWR5oc5jj)Wgk+&ktjxU2BQ52 zww0PwpG1`j3g9A)z>KeH4YqKx_8S%$JyP0X2Sl zutBv*>KoP{;Oj{hheHtv#R@|%av3X#ITK3aaiRzSum^Ij{gSh7={CW=92|pxhRoLs zQke&5?M@);;4;@}sj>n2X-fWbrWp}>{j)mzo%gKdpYx8^Z082wp}hK}NJ^O-L?$uB z<7cu>$t9Fj-gW6vt>81h8jo$+a@;V=#OJsBhubI@p8w(UDI`C|cR+kt%!jB3d=rBx zR7{Mxo050OC|x<#JWjY&j$tSa7wQl%O>r^uS=BHFE4R*DgQSRVN-n0PJbp#H1B8d+ zQ)cj!pPe+1{4npZnm}ctSI9g!^R5!9ttKdy2q#Q+uUyD_gkRzx-OzMEQ?iP!gZ4xN z9SXR@MZK~9TE$4ESE;GPJhjC}0EW$e6!{}%rwa)eqsQ(j7)*rK(ulY*IRQzO>W&l9CEaliU0a^;)`8j7Px|Y?zbJ}UPue=rELB(40dxt%ORarJ^R=dq>zgx_wyiDq zu%|UMN)Pg(qqeXGJhkO4PDstlS6gmJK7+O8R7x7GEkB#?uPr^0s57=+dRkd4U_MijQhi~t^_lOSva zzN~`xgW((#fUL+_B(%=rF(wbtO&-?a)QJ2xDl|6FMsmO05#vNtvX*KiFXF(Vp7WX% zEKOIN_LeO-6uzHQZ6H=8N;M^Cu{_oEFxn(boSKgiDKIdNMT!v?BP>B!f^Z#^>s^AYYH-zDmF6&{SyBFGF3tmtw*<+z$C{7|mrR+DRZeqps)j$2^ED;- zhN>6c$<&R06K82Qyg}8xC!|;!aB*|nk+h8?egR>eLNQgAy3w0)T?e8Q>bh&?x&%^V zVZE7qgn7)G=iG30KA5{Hu9FL-#PJW)3c=SOWuM5$--%{98?^P)4k(4w6Nlom?CFS z<8!#1xqN(4Pa+C6RO;mRlk^5v5dVXRd5AKSyp}_Sn1q5MgQVHL2JbV-W;c%h9#?Oy z@R3Wn>(!pT^1Ak%irpEGTFIVV-0NRaYjoSx>ZJBjPeL=J_4c#RYpEr1*AG(?FQk^l ztPCab`BmSiB&JUGSWD`Ehv`$(mc%h)V|5E5O)9k{O3@-rN$3LOaSC=1$f9*+1E@{O zJAvSuzz-YIn+Vb;SP?5cIq}UH$xGW0kyW`{TEw3li){V^9v~O~6jcm=vfT_#y|iGh zHu=hC_{kRKt3Ti}p+09Z^>!S}3>S{s<9{`U_|y#{MiR0!TdaEVWMn0_w3K%iC5LmxM~u!d&&DDFYqy)$&TjIGwoew!N&c9w zj6I($;&2VY?zsX{c3VvN<5IN!B#(Ib{bZv^lV|n| z^nN0W27Qy5c@WCQte&R^N{w)!uXOQcDO`jSZc5JNArlz@#nhCX%!f4gp%l;+(>3(| zZnBh4$V7_i@z_5Z;q)NU8G1C6g!14lH?e9?_o#7k92)-Vg9-$Sdst|h19Ts6nkFub+| zD4fOnqwM!`c$GU(Gwp=j$krkBVlUF5VyLtSP+CkTw=GJExeEp*HwN`MLwlp1BN3Hs zDX;8Sh7%*GviOSJ2dvL+gD*Q8!gX7tys@j-g>USi{!HbjGG8O$SMXS|%}TL%FBh4# zp(B?+H_^RVlk$W-%7fY%MdOn?(k5D{6nMCdf}r9%y@4*Z!{y0nuy`qjT&5id_oe!d zdf=`ZJ3$S{8QeLeOlGj1!ym2|HL`Q|)S~8z zX=~9vl-5^^OiZvAZAANF%`?@aE12i4MOz{Khpk2TK?3)|zFPEWGBkC$F&a$=Q9i=>t`gKBX<1rLq|Z}L(LbAU{cr8Kiu_8k zxAK|Uj2Cq&@gRC+M9*f7xs1#~ojfdp9$A$W*ThIE8%VnL_oz)$w0kz=6XNhyBZkOT z{@IKa&A27T__1HYbm=^nLa~g=Pu@pBI|Lz@iqGwNpPwoVnP(t+ObLG^eW)aDAg?~1OQ))DsCvVlFk?R)> zCPje2F*Rxln%rUR>IYsR>iDx}y4Vd!lpX8qr_#Ps|9( zGfiBM*)(?P7&q485g~8V%Y8|o34C?4Ttf3x9NiNw16Ma7x&a|-1kICRT_ES09_KZq zZm6{(4eDtgZm+lhEHYuA#6vVP7f2AymCJCI<(bJJQIhIS}`6P`G)dGh%enp~}Pf$;} zWRx=r^`{2)Ckhb4req_vYkba1AKxLzb7^;a#LcH({g?bBhBB``uSR}jpDs#RTZBWf zfZ%~pw~M=A$N5jA*L|8(L1WhWB!YYzuh8V9u}WauJuu^36n|V*vRz>UzK~u%W8Hd4 zQq*yjj!n1#LhxP&wxgo!X`e(qO%@Xkpo&Hhm+|DgHA-c`m*Gh!SyZ%-%191ko03mc zpH%DVgNOZ^+5J822E~3sDnbL;&G=YDQ+Wb>2%r(n>2U~ZQ3)THge^#j8^7g~>|1(X zf8?2Pa*o)fyhh-XW|S9{Ktqk4z6hV^S%3=FkTd0UWE7{Gk{?p0k1k(aaV&D!j94VZ z4poTdoQ_@u-QHA2?vDKVGJNKE&TwFr>8ET&P`XfG8dLR}YwCZ95Gzlx^twns?PgBq zrePi~I9B>4sKLW;szXq6#6Tp0o#^I)Df@Gy#bM?05gz*l=Qz|un5)=Zkro}1+Fhg- zCMlCsZ~~h;0Nzn^qT|^-lG81aZxl?BZ6Etj=fd^Wm|f7!(v1DZ=Xl5dCMGy)+YNpm z*|TGR$NdzwwRUQ2xC1qh#k{kkFi1~Q59MWV4|aln!9I%(iPRe}G<}rrt;sq#bNfa5 zOmL)-pwnk^B``OL-B~L3bHY41&iKa#nyhO%60K(c)=2qLA3lKhcrE!fT`PU2Q|gp%=F|vn8e}^MH`L9$&v*BUk!v zeYF9OEpMkyk;Twgu<5XO7Byl_oRqY^qf5(agAd57+Xpyn*^+F7M`4|;mS5<${AF}) z2FqU(kZLX8Ka^Cr<=>O4=`)ft%hdC?)$)hSl?=5*QkRUk12VWs%uE?3&+YE;dd6Im zm~D!*5M3{nJWj=3qiU{`yCbTd=WW!QAS&B|s6+6F7_!it_0(C2Z@d9@2Zs_ZQPa^J zQR>vo@VnvN{XUmS$ z+biV30II(TF5$JPVk_)$qHGGUq_8pEUk2~mhPi6 zK%cyUbk-b~3?u1!SI3{i$n>cXG4dQvQ&%S+|4<*)VNWuHo4&-z$D>-`C%e?mVKdg% zNgy8`mf{&DmtemuO!M+q>aB~|l#b$=fTr7eE1wPK6}$Ej0g6vXBIMO(aPZkuLWlZF zDBoE^FS2cI2_54pk4NZS4E3#iuGj&~2Y9y@&iV~(V!DwUU86q!Bs$hrvnXh`BQ**s zg;!ZlYHg|+!_|Hw#OnM!OG$M>41#po>`a^Vban5~O5}^xdGhec!8BFd~? z%#dJ3Xf6P^LHN#t!_?oRSlWJUZuogMo+>?alSCdE?g?E9`n?&;$)kAg18hg?@jI29 zM!=6YXSo}?pXx-)-O!&9n|e2t2aEZNyZo$F&w=|{D7uKM$2U|xP>Ot)&yD^QBBZ|? zI+*Jd?tn7i4edw$HT9|fyP=Fe{jZcy=we6uL!o>cpZ*J+^7b3s=+kEclh&uVQT<8h z)7Q|I*?jsL*3&#FKW#&NXmo1H1bliCT?30`@#%Z8vBUZFuTe|W`1E|%FtrtSVMW9F z^x>*eyL@^nouh%i>GJmGm{gzsb2won>x@r-Nh&_o=`zv5TKa@h;_?DMo%PYKB&<(= z8156QjSvSt20>Pz9+gW%`Sf!z!prK@FF+z+BOiCBWH5|RU&58e)awebPoGccsJ=OU z`r~Zkj6VG|Y82wrpJ6$vwdu)`TfKQK84NvjuHy}3Erw@h2e8v5{U!-~tk53;&)dQtyefs{W9~pf5*<4gvefmZ4 z16h5#&%^6`LcaOHO~4wy98L62NDMsh7z(ZZ&pYHf#6_@)?@q?vQKa5YJbQ-eFi7?o z^sbB1yDp01mG6ZRjyb&%5eYGwcc6J+OIGG2P+Jz^tX&<$7v!_nxeYW+b;E-^E~I!= zZ3^%d;vn>MSZ!0+i??QuUbir(q9;x+!c2Nsy@PiyzdjY?8&tY#Agzm-JWw$r5zITP z--x5TB_6@N57*IJz#}ziW!LXuD_1IC0{JhM%lgt~uNzIr2wFDOLAQ^Q`kTp_?3H-M zhO9+u5g_i;W<P?#K^6-KxMm> zM057&JuziyQjDKaEXHIf;>bumVp*kA%Y#Eaz*yfkQg>6q@vsRG4>sq zB6GX#crrHabbY&V&aH^? ztaf2wgLNL9ju)zrgecBbB8 z>UG0|i95`!hng3d?hCN`_^qNoi=#qWn@ib3rw=Su+`TA#_vCTg{sYBT2KWK#3HhQ+&m)+DE z%pQ>8y=P3Vw^Bn<68O%{$$qP5E3NT9jUtP2XF&h;^Nn55>Zc?yyzW3(fq5XbW?4#x zc#K6}OYV%eW^Z_dwSx7!ADMvHR(k<rHJKqr9;L) zjmWIh@7)D2L8{oA!ir(^rAkHBWeg}v>}+u5rb%chnu3?$rTl9OelJNEpwGvjS$uFY>TjAg z1#gO37SZ6#x2B*1aL1a0Lpc+kImGs1%yz9QxK`K=U}s)aaK0pLK|-1(3a%-j3RKyk zUt-Y>n_{I$Jc~=f(IaN+)q3$ji_0JveYUq(^GZO0e~uiQ{v}QA8VRRJ_33-pt~*H= z&x)1Fa-6+(ji7|w2BWrioq3X@b{&qCwssw<1g6xk>1b5`+O-ZI0J;ThS8u5St`#fP zv%oB=wQC@GuGAGPw~z$y4E3!irmbE33cDd|?aGma+giK6=3F~!ml-nJn)p__w3%vR z4VM7d#N((Tc*a*Ly|KKun}yAy&$1j|9*(#vS#$!Dd3vndiACdLT6~G~LtzUuehIY0k#sH6 z46^M}`)qkXg#E#R>PEhs>1;hi!qjoV3qRGSR4QXAh~c2^H^!g|d0KX`MBGm@--Pqj zqYIr2>3iEL2h(Ic;d*TU`!b`Ce{f}vygjfKySjt82vjsrSfLzM0bh>caze#DouZJG zyYVY2mGx9wJF3IDW|=hy353qs#yV3W#dt^CD`O23@sVgyj22%$qDqd?K&B8hzK z>8nwzD3!NH1r!%us_5F3F=B-`Hlr>b0bNEqb=e8SDUU9u(NJBGHHS8no;k=5a2b6B zLbaULM6q)SO*rHy2t1XululMIFEKB%WZ>5Mx!3!-SNOPp4|2IJ=zE9b1MW=K%6Z3{ z3ggRbI{!Nn>AkghHxerT7Ym%xUd1zQpF4)h$CGl}Us>M(IiJIqn^oPnu+!mmZd)d3 zN^KHNsqG`)YYpi-47z&??T^R#3M~!^w$KJcMB5Q`RR`zTx9;UoB$fEs^T~hHdHGPq z6-VKxx1_m5V0q6SgDxL^Z|5%s-JWz+qwy-516MP&N#0a}UN@#r2R;BRk}m7Wm1Rlm zDOv=j?U;9?zRA|p9(+hk0AU|=gWSmvq)1Q4Y!q~s%bwnH*%=m9<(Hvc_!Cn%i4Wj% zc^ncw<#WS2bA|x^W25O!h50f2F=fz|#N6_`& zZGFYX@bDsaq;~`?oUU)B(Gm8@Wj$%YL`}3q4VZFqot=jf5j;G^mraf&W$?}hJGv}= z%(Y15sX`NR=&{jxIJC{;LOSX5Ji1P&$=o%Avt_QYGjkDK7tCB55yxf~v6QnEv|oWw zgs&FE$_YG9!prHrPoi>&{n+^C0T;g|f@;O1*R_-jDjRbeH7>WslxqllY2f+}o-Nx9 z3F0~NbdKIk5qT4}JepCXG{~J_qNmRJCY*c07+5*4`#DD~!cP6MJ1#cJ=RL^?S z7*w|_^^mEEjm{&J9%xYXkjeXOrG)z|D$*E_G*PRYl2fVWc<#cAsOzLrz@-h7==@WV zqsOwY&IfkDJ4mL#g>EaBj-c+jk`-iSB11$O{lrW6ov?tX`?Q^DIDa)fQzPcQ-Fvt{ zZ-c4(;oh|+g6Fo_>!2}_NBXaX{;KMy&ErR=@8Uetz9PxHIp3VeN$_*tr+Vo|UA+T3 z&8P0erPFaCbUNFi(+*ar_3%kvoq`pKJ>5a15LYDR3oAHTKU#X}t36a_7oT$Le)NAA zRcJmxBqRGM=SJO6P|!|qpb&QyorzJC!5!#!-5)7XTOgs6j^sA37U>)b=X|vM=bT88 zoZmn_nD?H>bse;TwXm9A55ULN9y_6HPV$iNzQe-EKEHm5f}h-ls7P(MtAB(51^X~5Sa;l9 zN?0cehf2a~N?3Q?CPXH0lvKA;s_Ng-I?F!0Nvi3R>On*%FO*cXDAmpf6Sq(MgDmv- zl&ZE{PbGASB%DkM#|+|xO_Fe&BwV?tXjh1Ys%1Y%8C!})6FEs}v{gT43tEg9j*5ZA zIQY&hzTL^M@5CD4SRZTIx4dKX8k2&i6nse{Z>*DiQp1JNX1^E1d2Yq>JoO-kvq#gkZvfvFkR)rX*vdH(+*ZSgd?4 zS_gM&%VMuCEhAezNS9!$s21m_uQMlDsNAB^E-3Bt*>0mkb}}!9bCHh{k;o%5NM!!n zxR7BcSkq&;Qj-Hb+FygW0$X63HMk){N5dItrRDfM*EPDu6aBhGi;%)cJ;p0BMEWqX z{c3OzF8a2^Fb_jt{!^XmP;l@KDXFCz*e3d%JE!mEQM|d}bLjn@ zXkygZ18T^DM+dZ6tP?>!gN0F=Xt1JlvHtBz>(qC{;u6R?2pK?wNu&A(m+BkRs}5T_ zO_0=_gqUC>`IsbeIDLu<)O@0;Y^G@^k!`%k11kctc@0;Oq-1LLTRg_O|OI>7Z?R6;PO?b48 zO0@-Fl7<5;L2ZY7PMv?~7R^I-MT)7#)UU!%bjwjOrMv5xD7}M%G_!i^m>d-|Z%-W) zrI$XCX5=0^CP&50`;m@`(n>m{sn}V^N2yU^@W{CUTF~&?++$^= zJ`Y6=byRxl6W0W&7(A3APcq?Bo30Kd3!f^>$4#buR=T2>R&oIpZYtlxdN-A~)9^>1 zx}_r*->Kb_i=JbA;oS}14^p3=oC|d^T#)h79vD~XtDgNP7uA(IhP9~9TYrNybvs@| z_r`U7ZbR_gDI}uqxEt|1xg0OawH4`0qv}#jcDCo(?`d~y#do5qDbdX?a$AbrqWP4s zSy7gsOChzq2fxmB_Rv-<%;&%lDx?ZIV2dljiEGj{uiE(FcDIl02=ZyXm?< zG?Ve%ILXr!_?>M3RON|s+TCB4!+CB2GINw4%yNw4CA>1}>eu2A{WS2RT<{`|b*)te4fe&{aH1}>eu2A{WS2RV(`1A9oS8qB{dav=u(}9YY^h)oP^eR3jz0x}+y^0T}xA{rA zLghza(G(r$&(B+4z3D*d{kAur4ph9PS9+(USMe$7mEI}oReUhL%}>e|DnI&)rsxEJ ze%|rwO$SQvwcdC-Q1Oyp>79~Z#iyiKdZ(mU@xk;qKPgwJ{OBt%o|#_&?UaHzT;Msp zxG9>)*(K#yL>K8~E259tpO52bt{qX$*wjq0SbZsazDRAg1UyKkoA7q{#1D|5Qt8-U z6Q@J(8SeesYi6dzlXYD2WCc%rZM=$!EIJmSO@nv{u8l{%(QzF;Vw%!27N2F}rkc1K z9T!g?D4yO(rgC;@VAIm5KY(#MPL%{2y!HEECtu#Klcqk%^ma;(D97xh8I) ziJNEQ2AR0|Ca%=P-EZOso45rgE@I*qnz-R6Zjp%_Vd9=NaidJ!ViPyP#4Ry#6HQ!$ ziJN5NmYcW=6W46wYE0bACT^CAYcX+g6SvC5%{FmsOxyw!x7NfhG;s+Nx5&h8FmX?s zxTJ||HgTIw+{-4e-Ndz+xGzoIDihbCF$x0tvbTq!j>$7qme;_^&fzKJU~alK4jUlUhk z;z~?hZxgqli7Pg7Lrh#>6F1bvm6*6P6Stp<8)o7Lnz%70Zjgx^YvM{x+&B|A*u;%D zaYIbpR1-JU#7#4Cw1tjxHYRSEiK{Yk5feAp#0@ub^Gw_b6F1+)jWTifo47G1Zn23Q zYvPuexN#<~!NiR>am!8I1QWN$#7#7DYfaoF6PGY?6((+jiJPk9qH+9cOcd*?I*SgI z`2}=;(H@JBC{Xsxl5SMUbYnuM8*9?dheDN!GE8iia6v{XqA{_jR+w60W3qce3w?4J zy-M_cKEI1T&&iWJ6=3!UGhZ`b##zhh6nKFj%yKNaW!u3E{a}`3!K=0%yvPq`ITpOe z2X0LEsKgWW+Bq~psF_*AyRwiyi%}Gni9&wk8?#_+;}XPqDotNHM5Td$>q?G~D^G1y zQtif1?E#WhJqu`NoZVypmj3vnGZAazN$n7|yvmMTJOlXQ1h%FM?DB&O+?Xn`>klfh zEmdIN4=Qj|s=#hPsKAd?1$O^I1%8q$u*VN7@KYm@TaWeA)G9rGx(tWXG&83g7BXEV zWV+!d-BgTTJT9Sv4#g!*uk6^ha5gR7ffLA>jM_s%vvvvZn!L+Jy|hagc5gGzQtn1l zeBx1ieEZ01e8trqF8WMhOU z1G$C+#qhX|qMtNdi^pkwa`x$p-+7p0rP1E|VRFI_&u1lPhATU$O%*gFC;NI$nwk^1 zS>DpuSUoifWtLP#7U}t&@HmUMrcF{MsYV3TOs|nST{L96s*vewOuCF!Xma6fUv=o^ zuMWMb_mRPQ{}x@*{%x|J5q)V$^y~(UUKc<+i&WRaj1{<`1yvXwqUtZ#8!(lRxvyAc z+9O4;#Ir?p!||B!L}RjxIrDhnOjmQ}33KNA+oiID`W|bTgwcO{u*vIN_Irk%*%?kU z`OBQHB4oO$A=6DW>9(L!*Y#HIt^)^+$$sqC*l(QpTWOG#3QOX2HIa01RoV%ic&Vhz z0k<)+w@$~GCA$=$#;B>6d_8v(-NeW~I%$$c@8C(=*Cbub=kmB#sKH^eIhp4d$r|`X z_A*J^{UTX|q*r8#Nh%_{c}4DFPUibXvIahpw3nM0gQj=yRdq3MgM!3o6c)NvdeM?0j0);|!H@ z06mY##l3CyV~^ANpb<-i%0w5r`Zg2o6^(5%wP+38IRI=MYa<*LoIK;4hPIe z_tP{A@uvOJ8z=|aZj|H3V2hATLW+>?h{qvEA}DjZ@gdVq2$^o8N>}(a&jDY2Tu!ek zcr1xEFtt2o+%}00%-LwKDQrb`HqwYi{6F`l=wh#50Croc@9a!_J)Pz2F;~qJx}$3; ze7b>rRBUEG4pe=sjmzY$_BK3d;)7Z>m8;J5@}7~2Uv;L)dq!r8)tTOWhHA>osLHVh zEQx!r1Z5_x%|@=lQVfv|gd{nKF=`qkjaq`&)$L zt`mt5`8Z&a*LkFInknPjObMk(PO=$m-t1qCN9wjq!r!Y zCpvCKuW^W8x7w5I2ES<5#3gzmE^_DkubdN|>$yg>3=RskLz2<=?$l3FO<2xyO;cwz zlEnqhhrwgf6oY>#SfE{krg$bINB~zfjN@tQ1H0nR!H9yYcenIAjzT^|Z4x#0xK3#;;`?q}CQ@&2>}<*pkcn?hCQ48yp8Go< zF{vq^%8ss6Xk`mZqztLr#>?-FSL9A9kyNG3-I;VJz#uwI7TW1Np_ua`7w1)<2?u0m zsxk^RD$*@*=Tsc*SCKXLs<@y3JgY(Hjf%ZGsbZwlDh~0hz#4m19OysK8v9f%>ZFQv zF;%wH=R2 zYBXLzs_k5vMDswYu=+(){UsV2kjTFUqInopSXE=9xy93jYHkc~?7qHrYh%LP`6+KO zAP1uT9;q7-(Dan2r0Y7M9UUKigN#~-#1)-@o{W!4tHxx}u!086&=zzQv==lNw6s18 zH5Y&S+{6EFea!rN!2J5N`E{H56*Ir4H$agHaq+KN}LbXqZixgBjqvChugfMT4&f_8XFw#$8>i(T$8ziu|a zs?D!!&9C3#msdT>cGbgyjHqnS3Pf|Zr(EF$NR~%>qaXrS_z6W}^hVP#7+WRw-RYMh1SRHiz07b!^`rlomKnkJeO{PF<5Lb0f=zgRhp>Epv$;aEqtlwRkcvq z8!fr5va|nU8n5 zbNr`v7EkN*pm_lg+P5;X6P)OP@8D0h8*Ot}O18|Y0TXauD=zR_MN0KZibA#2Q&Omw z3FN$>g+9BG#}poRHbsd`|Ec}=J+bV`WdT<(b{Q`43gx2kdsI;^WFy}BcX&mp>E^sHKZe6sqYNk65 zub`m6k-{8jiF(H5IEqSF&lad!qQv+`)bdF#krh$OT}~V3hkVCsdQq8EyCH2%pRx1B z)H*}3Tp&yIl->u&q=NU@o3%12^j(o_Z*+-7ZweHG)P-FQu7>i`x*?EC71dvG&dZdd z3SRs`;9@cV+1?A00=@SU6qU~W7cxahFsxqNpB=yW{G%s}^^oz&DVAL*@i9Tu$5Q#awTA zeo1S^&?!zR6wX0s1O;<24#2-T7zc3BO9I(S*wj<9nWx^c3EOPF;bX7zWl}-Tg8*-I zi9{bAh?aU&L@8H9A0ahb4+$hum1YIbd4W=ChT5pcWQg`ngAo$b+8n@1?K;cibmQiU z&2+VErlOd}t@&--Y*m)p&iCZ6?H5)?r&Mk$_ENC?)0m8YIyBU?DmC$Z7)v$H+PI!B z$6`>{o*P1KTu3xtQhV)H23u8sD;N6J!o85%6d zW)9|G>9vx@Ibqe}+XYz9rIw%M)@z8-YiL%zXbsQy(aTG6>s4m-8kSWrTH3IE^zxG2 zdPR(0!?Wr|Pi41{US5)0uMtMCQCan(MGo6XFE7ch*BGPM*sOZdljiNCmzU($Yn;(* zd{(_^8PfLA%S&?WHNogL(dacF?#j#-y@jq!T#7_<7h71pI1r6XXg2L3)7wgF?p6z{ zHW<$+(b7HsM!5702sgTF1x&gJKCKaqU*v*xNq7$bCc-@fc{!Uui?y`wVy+4)W*x>y zEGAAD_ywxrv3>~EtT!+iw-g^ETA(lFRjmVZB#*4f<=7T(ZWtFRZfD{~r4nR@o_NuOUtojj1ML zu2@@Hix1YX6JnTQcm{1EM;<_z;8(H>HI%nZJ>v;S`UI;DZc&z4YR^9Dv)^htBqAbNuWF4^+gybaui)w<} zs8m>hC{f`q{1PK%&w`i^TmHx`j&?>;)eZ?uIdB;OYTZkAnb?(#N5%sW(t1h-Dv>_y zhwt%d>4EL>7URgX#DVpvC+?meFI^Jp@d)SY@j{BRJsw>kCf5R0d(k?X9`AA#edZod zgzFwp^Hg2eJk{gb47htd#Zo<9C$xO}d-r(h6xWW0lyUZWe4*~~s-H^f@iaKa!nVf? zurv2~yt;%sT~CikasNwuJZ;`Ug;R%Q*-rO(+3TIJ$IGt4_U-XVJx`CP#Ruz`v&So< zhGKg>eQkQ9AJzn=j!o7im^Q&T_8Q47O2__+Z4U9>G7sLmaWGV;kw7uJk^FY zPxW{<1MVJAu~d)O2`v|W?;bCm;=0EpWt=@8U#NS$+a68n@iaKa!nVf?urv2~amPI# z#r-es@w9mZ6;2(JWjo#DWv_R>9xuBF+qcIf^*lYE79Xr%&K_@XYACkH)7PdqUdSFV zJIL4LWlz4ndc5pq>Fn`#e<)jzmpuz%dc5ouZ;zKfweIms|EGGqHK?4n$7{fm=N^ys z58UIWOCmiU;aojlNHMm@qYI?R(*jj{(K?wP?y2s02?|eO8b`7>~k4NfxdOR&YSihV--XLlyw#U=grZ-;59xpq{*W+bR zzP)<9>}Bcf@dn(Vt;frrg)lu{c8a&h%br^Ic!N!kCo3)k%UH|{H(OAb8WZM4nhrWl z?!HYg+^G5|#2vKT6k;EG<&bw0Y3Sc9r?7m0UZ~mJ(qH<9EHCA(g=XHDa;QVBnb~0` znI)U%m0DTLW?sqZTsBiz;-V<=V3S@T(n}FLkk zuV&^GDvjFFAkkNs0KeUo%%c)ed%kdM2a5pe@)IZ0a6rY8ZNVo|mj9&Ti>cGB-Tu{- z{nb(wz-S@Y(7dbFvw;bi&tKdVnAY>nBc6<`qYA4I4VQBF!m97oBM*qB*Z;AbLe>S? zU9ncB;uskRi6X9L+DO%9O3%eRk>Y=Wki}S(ozr?J{o0X!-J%5RCGu$uv#;4jN9S2J z7^$lHw2uMSzIWwXMvIB}H(W|FASb7cp88!c>Z+&`iaNj-#mo45F2;Z$r}aPhXE7R1 zPHS*2x2*P4SCT^Xp6_%FReSOZ!PX^oC8Bd$Y4<^1F4(#NzkH%tdVgP(cM;*WvWU>L zm=~F#1XF${*Jwki-bWh(6_s`vso2w|QrcntB8);y4e>86HAL<3EH&&!N8J|hfI!^C zNBoNyMxk2BinR>y|9Rf|lk4j{e|_aQ*yRW>4GLiCwg9kB$p9L+1%L%b2Jrm00I>4M z0RFix04&ilfTnE$U@eUSys#|*EP643ml%Mjsqw+6(p0Nr@m}gzZCo!wi^YpfoL>GF zi}yBhdg)axUToqpn@3kN_QaRDx1(@^&W z+YIGB!dCWYrIB2ZC~%s3-Pq~^^{PRJ4j&x^7HjoyFKCRtNVTgbZeP(7AD3=i(mAV# z8JA?Yy0M@dmuL%8cC`gNTPou1wiv7PPPSDIQ+Op#t!Zqr_#jo)VctbZJv3J*(QPj^ zNf(_&H^tN>U3C)OGE+IKPUr_1dkB0p`XDTgsFPHU4q++O6+ zRfOi^9aE5HNqH6}3#ag_5w)SPRGkP+%m1ftmPS6ClwRL6wsOY09Bf}AkxwErhL*pJ z94?|X8+R&LZ7+$v+4vC_tCO3E^V$4@Z*o7UL@#0=i1M|P!;BUQW8dVCKa_owJN`iS z1-RSd%f9N4Pc9_H3iHT7iM|+ZGm{Z`Qd}?}#tht8GhaZ{-Yb%&T1AwV;I~`L(OsTRGkO zE*E3olmH97Cc^vK9hk3E<4-Zs4qEtJvQDzkfE*Uifj%`0r(g@H#Fxh6L(J{=e70$~ z0SR2?11En}(83wfvD^?6U04Op8EQBz9cQ2$v>j6{oDtX_7LsDwx>ajA%+UE7RX{pl3s@h+(McSfh~e-x0nS1{M<;P`h8qrF z6X0+qN*H}~5(j4lIJKiu#b|&yiVwKD#NuOE0yl-)DA%YY@5-fOXhsCUe!HS zQ^tBpeBMW*QJjm!@qW@cFNx3lNHp+skvQH@8t*0Xc_De%AF4r}w8)(b)S=X2^Xe{F zHtZqNp4;pZT|0Vhea8sP0mik_RV(}=cg9eW2CbyxTys^1!JKD{mPuf@O%}hF z@ro{bixx>`cIGf!u(Ta4lv38#oVQ!JV1Fu4BZyT`#iDe&+!Sb3HB6S)aaGckIFcD2*skXyBX_TRaa_m&Ps`AOPu zp<jcz+)GuIrbZ=1qpCra7To3d=r?2Mx99BZ;ej-qW)ExQWZo`E`0o1MB5xfJEd z&)QDrr;76P2h}%)$3qnvFu@c+e8&bAu(e{PghJ?Z-!`2XTSXIl;YKR3{+t}q6U z)3myB*;JX0%cflUhAotE8-^|9jWP~f624(ev+Yc_n`UW7Ak>Uq{hS?v_*HxP2T+X% z6LxUKg9!|dr~$ZCv*QWBYArv2YCJTss`1bOs!`Q(sb)t9e$`ef)oRVdl-LM<#*X2F zXDC3ASJ2PSX^;w76W9B;r6wDi>q*vt>!kVyX?Rp-Y0J_lqa_Sl=<@W*@;u2_q)*n( zldL&?vhJQ_dXrB_PJ4Kgz05RyQ-J$1S_q})!ZQx>yG~JWnM$hEMI()g?gJXo3S-OK zx;;Zb$e?z8h?+dBz?3X~QAHMh?5m&tXs9n0K68ON-pa&~SYunae+;pj)6EW4m)Yo+ zg7#ST5Y#7;M@_#mvGWOf+M38KlQEu&%%aT^p4}(-t#ZhDA5tL)uj~)PEBkGIl#~0& z7aby}SCkdb4w%`OS8b8sK!*ZME#Wya&oI3wf?}`gN3yz*oL6HLNfoaRsvcX2*?Sjs z$ah2V;I^5p*N%tM)t|CqvzArY!m59$l&}kZ)<$V*t*SDp%ebA_v?#0U*;B2*Gwo4Q z0-@6G?oA7gXaN-02&@k36`?6cdeoNFwio|w+f7B`9tb-H$!V;eiPWABYsVxzpV3im zj8u%h#*g0Ukh9a8U+{J1y6Kf)?+X(bKJ`MuXVou24EdKF+VG;S8~=>d)|H|v*2ZYp z&)5r*#&rd!(DU)E*sfC!@~6U9)K+-!g0CCbb&tI^<0EQVZQYhi`_k0Lb;T#dP-E-` z`NIktMO`nqab2%Ky530FxUOsEx*<5x*8POV(#kj!FpIRZ7m%pn>(~p!u~~S*XOV*D z2zG_WV(ejfN343NX?bj?)GzL|R5s)_(poSYsu}9T+3b!4;!`VbkkA3OgA%GI(AghmHJX) z?^QT@(!XEZnSOWWOP5cN<*^WL_s}%G%bi}!lKXmW^^6Z?VIswGUN`nD_3}@ihv^Bgrv>nAzeoyJ$J{0cYR8d?}E53W_5rhr~1>Cx8-fcr5v4)?)a+$xK0ycH!5KEOG%ZD;|;FvBH}s72lMP}1RTp*ZmFLP?Qg3niTtTPSWR&O%9%V+$pn99t;qXSD42ANdzffot87LHD zszMRGEtGV4TPO~^yHHZ3*g{Ds#TJTNinCBs^>Cs7LqTSqe&@BdRP{4N~u{fP3^Gd?~3Qam1zabqy0q#y3-C&tCtl+d}D&CKc zZm?YH?Ko{OHy3kr?do+G+>ekO=G0~dzMqWLg*G+$2Tt8PEqklgnkp`*E>54?>P;5q z)O~}gp{9C}U46f@CTY%g-zlc%!KD~-<=UD!omI7367J|v$RALrd9{>;=4AjOs?u>J z?BOS>qVXjpweeuRnnIs8KD8T@d32M?8S!22(45nTRG!m@)SuI)%|e&#S;+517LYb{ z7LYb{7LYb=7P@B7La$C_0ck^L0ck^L0cq1_AuoFtiaL=6qz#<~qz#<~q)nTJZrQWY zyAxSJ+R#}*+R#}*+O%2do;?f2oyY>xhRy=ghRy=grp-c+>{-CK6GM9>qz#<~qz#<~ zqzz<2&&k*1$v8;Q^ogTng*i!0oKo0{LP@W>0MmD{(izgLp1`DM#WSQ=9fC>E%6rns zBQuuMVEo+ko*x~FeQ;)^a#L|6c3lEJ1OCd2BC+x$ekTE-4OeQ)H>)G*K1L^NW;UXe zl*qD6@M=9RL89a|Gl{`DeXcuM8y(yO6WsLHz50!(>iqUKT{=1$n^}tU9teF!k|65< zk;f@?^caqYdMA_>oSwwB(U%`65e=BET-wY+%cb8zxf4Rm^?u#QC6`9eRxWLA-*dC_=V?BN#=aNe^ZdUFvk6ij4lv@^7E|x-OmfPTyJJchWeh1|a z@yM06UuY9?HP+K@Xvng{+bFNesL?uEsH3X4Y_!F>1n#& z_Rm+rMzq0$mL(TZBd?iB?N^;5XCkNIQrhUFqFM`FPhZxcLr#<=f!6O(+|Vvl=s9e1 z1$zXA9C3+URipMeA;3Z;rWbGFmQ<0_8YPeRv6=MFxm*|yKvenpdIP;P09vTy13cMD0IksR0cc0H&S*eOb9{g$odnQ=7ayRZlK@(z z;selo^PR~8tzz*3=nZ{xHib`>Z?2h1&Vq2YQL5s0>l#GJE*jWtLRQ<(Y2Z6&oRG~d zc#&PMxGnM`Lg9S`)bdFrCEq~{rD@2QjK%47&M@idErl@Y#)M2a)}*6$SeYop>e>-aEvHjpYL6Z;%dy~=Z3k03 z^?+H91+Ut6FtuL~nB`dT8XveZ*#oPuV5CINOnRkPj6~+b64ltU=SomxmX_h4g8u z4Ia^~iA(h4w4yKbiLNoC$>c%N2YW@6SMi8uOUSmHF1f)F0JUReWK?=bUaeIycoAjak^i^trFiJsavHERD_P&cooWvssz3|oXfuu z7d3Hl9XA3ma8sgLCSs~Y)F2|RCCu1VO!tkk`s9D<{fTM`=+3OV12HSAhi=)rHD^Wj z5D5lLP%6P72?k2Ap9Ccm^p&7kg5DAoNzhAzd01XCrbkYJJo6D61+!FUPA zNibG|F%pcDV1xw2C5T8cOoB2AmPoKzf+r!bLm0*hm9TI#gLAwN-BuGlIL4t$?Yb97C!72$_BzReZW(k%{&>+FkZ>9Vs7%V}l z1cM|PD8YUblt|E5f?^4JOHd?1FA4G`$de#Pf@u;=m7qd`NfJzyV1fkWB^W2cSP8~R zFiL_E5)79hBEc{T$|P7K!D0!Xlwgqr3nf?}!Tl11Viz{0kuB~21`&X!5|3+ zO0b^!bLm0*hm z9TI#gLAwN-BuGlIL4t$?Yb97C!72$_BzReZW(k%{&>+E3ymCP0C&6F|=nWx64w7J? z1p7%)B0*mXiY4eRL6HQ#B*>Q_Pl6l?rb$3s6hQ*LWr={^14S@V0(zAeN8=?JC&5?= z#z-(qf)Ns+|Dp>b5)6}|jDzweIV;K+ZduF(p#BD2F@R5X?yIb9_Cy7rN}^0jHQ= zxA5t>d?;7zn8%YXLdW148Hw<=CK3~ibBxYIF-}(|iezlAuUU|C4adken85fHD$u4B zy}EgI$2MGpvaS5*HL2iAmrA*nIh6B~NgR3DEs#B8;{sr(D1o`GVFYwrKz@nP!pD=K+0FOja}MeHa5v1$a0DS|(2e zquQuf!y{6GB`6AOz+P;?gPAr+XonyuancTT)2soB#s)l)fdd8jV*~@8z=Og8VZZ?l z+)se}BPewO4+sZ@0sAwsM1cDs7~%x(n+l}+Ol!a*HsD@N>npUq5tKP;{oFKbK%%h$ z_h4YL0QaQJoWLK21HyoP7}#5YyCE3i1nwRV2m|iSz#;+ef?$jjxN8tNAd1HAGhuHw z;f~DfCA^&wjC1k|)A6hkiN{7PU}U}^dm@;d~fH2^%88}{m7b9?c$lrtm!hjbtaGU@yLg4n0ze)wVJmh&y8!NQ)5x70%1#X%( zpz)ArGjNOm&!Nkl&F0*2Kp1c|14jw)mk8V*@~m(`81NSi93jAw2;3g>%pfqGhdiBm z!-e;A1a1#`MmnA~qVbTYFft;@QxUj5}Q@&rbf3Gze) zZV!2qMZ!aV(z!8YJ;|DfH3Ue8Th0CpF-gF zkWYsL!mN)maFGBXN8t95Pox4}9`a$PEfm@#2;3g>Q8&%jP2(Z|#=r#vd=P=#Lp~G^ z2m}6wf%gmWuL#^8@_}$b81Nnj&KKal2;3g>zEq&gL;jg*^MrO60=I{}+fB0uG#>H} z2F?}WpXf5DhrBZ!5C)vXz}W)49f8|J{xKX72E2uVaRJ_n!0jP#3j))5$U5fD65byW zxIN^}>3G(N#zV#!StH1s5V$>LZCE7CSk1^PLEeDC?ICXri-aL(FfuC0nF!n-veF_u z?;*cs8CyigcL>}ba;ue*#Y2A0zzzX^gTU<}{~Hbn!+yoUF9rA?1a1$xIUEpX{fvR_ z0{k3-+e3bl3UqnMkD0bfXrCZ(d&p1SG+Q@~hiqkFQh*x~xIJWBI3Nu80RuM(@IwS{ z5BX6zAPl&Ufe8VwN8t95@23J?9`aqLtrgn85x70%dv2OFpz)AzF>s9l-=@o)9`c=V zKp5~}3|u9^)d<`k^38BS7;q&6TLkzz0=I{JBM40AAzxwM%ffpVf!jmAmX2qQXguT# zjBFOa7X)q(+0`OD?;)>a8Pi0@ z^$6S^a=Mj~WeoXy22K^=H3-}u^4f4f7(r`c+@Yf6+FTjftxIN@=!U18x z3mG_0fEOWfd&pm<0$m>RJf@8m+W83F9`XV=%^J{n$g>$ZMu6wgWlj%yZa5$eIGTZ@ z1o%q?ZV!1@I3Nu83kHr5;79~+4|!$~n9f6<&b;Bm`#A!)hdd)4&l=Hq$Ws^@5#*@| z+#d3@ut=D(oRPx>c`^dGhx}PsBn){1Bg+JNA_BLEJjo*AAvbky3|Y@ImWYh!5V$?$ zQY#~ihx`Wv7Ypzi1a1%cY&akc`*#LDDZr-?xIN_4;easfV+>p*z{e4|J>(OqK$nMn zm}v`z_6P#EhkVpcvvt#W$iFdgfdC&w;P#LYg#*HXe_`PL0{kliw}*Tn91sS)hk^42 zcrOCChrBNp=<<+%X4*WV-G#vIA@6q6tO1ROyn}&r1^6er%;_QT33RHKOs5F-F!1@+Jgs4_O-) z2{TqRvPzIQAaHxg8^a=D$Qg``3UVd_w}-5>$j*DnZ&}6`k?|b@w};$nWn}S?Uo)^n zfZrf+d&vKW1H!OhG4M+P{s)2ELv9WSgjqjhV7mZ6N8t95U!($E9`a+RZ4%li2;3g> zQ#Z}lP2(Y38JHB{Mg(pT*%l561Af534FdcSf!jlV6b=Xju47>hTK$nMn zmuYK-_HP7k5BZ*(W({aORlB(|O2OnD?^qUPa*ckguiVStA+``2r)G1^FTZw}*TwED~n?CnJ{&as>jn zhinRqgdrOl*&xVe2;3g>d5eUHZ0p<@@;I#U#XKbbrFlqN?(3{h$K#ASk$E1HfkOm% z3<9@@JT@E1a1#`R5&2adKd#s1$a0Dw}(6;73lJi2QzJu&<;W1_K=6V zX|`?}4|yO12MX}V2;3g>pm0DKZ~z1M6X5;`+#d3Pa6lNaKLbkyxDNuihuk+6=<<+z zF|DuA_D10Lkp0{=Ye3^6_h4YL0QaQJOwIMpLxuywfPEO)TY$SEaC^wz!vSHyof%jp zz+DiyJ>;%IU^)-EBlCI*Zzlw94_TOwXN_n)WC0`d1=$mU+e7XU76~(UV`QEnyCZOW z$R1&lFk~(xa|GE1f!jlNwaCtU$m>|fG?8&V0=I{pZe?T{L;jwDQw4Yp0=I{}HXIO! zox;Eh0bYf`?IEuY2ZULF$G}Mfyb^)iLrzWwx;*4%Oq(dQ%MrLeB@L~jR5BZyLKp5~s296WpMF`v;@>i)qmxnx$X=8YzB@I;5l@e(?gyc4hRE|X5c6R{t|)PL!K252m}6tfg=Ps5`o)8o*4wD z^N^=AZ@BP&j==39&q&9!Ml>Gs6h=k_c`5?8hdeDT5@sxC=jKJ+7e-;)AL!Q9M zGC`h*!0jPVvPgKyjh!1q*0YQyBI7v(ZV$QC%E;m&|G~h;0(=I6+e1DZ4hX~koq)~-fH2@+7wjeN_hpc1X zEaCkDf!jmgoQ`LWXgp+$ku`$634z-~)`msGjMa>+666gC+#d4Aut*qk1|y?_oQc5g zAuBDi^B(eBma#=-e22j8A-7r?Sv=&|4D1l#HwfGw^1tDLFzi?dIW9{`F<+URxKgaKDFutk8cBXE1jH-f-)9`Y6Dy)3*}5x70%Yw38_ zh{i*{z{qAnzKFo>AzuoMgc<+I$mN1ufxzt{o5CVt$VNss2yz($w}*V*BHCS3o5n*P$UxfH0l*(4aC^vu z!U17G`n=$ZYT6+J!2J=pJ>&u5fG}Wx2GU*=0Pcgp?IHI~1-d-sUQFvNw7n6yJ!C(e z3DiKMSpymmxd&3NsHV*?px&NznYqq44;c;!1NLDcZKDC;ZV22Sa`$jR7;t9>(uN!W z?t;MWA$JV|(|O1pnMXT&fVUF@w}&iD$FoK>92ZRBC%|P1I2EdCExIN@=!U18x3mHhe z;{bRO0=I|!RVvWsAe{v|SI>JBKba*LgkUx#55? z;AjTY#y9!|km8#1$FLa{AdfqpUilLN2zfkf5b{wql9RzC-?d8hBP$K3qZ){ScA~0tfu_W*vkuqyPS@z{B8%q8bpul%J0BtV1WF|>8#4{3;}^b=3qB5 zKyG(BsPaFCfWRQPU^_BEZgo1P^4ok6?UAfW$b;0B*I_#|F#a&kr1mzNn@ub=JI%00 z(O#%Lh8@v>xyk8#%46?U5g#O+}|br7r?#>2E?w>&^Lx;;!=2nY=F0k+!% zzE*GIDmARbgmpv+*5N_cM|j*2tsi7q2Mg=a5UfLjtUH-C z(69~^)x4C3vBqTZU)Kj&J1}diVf|iM*M?wS6J#yLQ^aU}g<(w**3}_cR|Q#< znKj9Ym8x?Ev$1xu+9mx zE@0Lu!x}BDvqG?b8D#CstPzIw3t^oZf;BS8YQj_PX#H@*I$c<2gkb$V$hwwU5yLt~ zSf_2v%B*3ARW7WbgI|8vBCXAaL$U?}B?e9PX(g?m@;aGPuVC z_e40{<3ZfHj9X}M4-4+maJWZ;xL%A~U~qpE+(Y4T4+e4dSO5~Ozu(~gBDe>_;r<%L zUCy}q26vC(?hA*zH;C)UxOoQmXTjYa4tG}&*MhYt(fYXtcZcBa42Szu5I2Kyvkh*J z;Qkm6cY6?bIOF05cZ=X|3x~Tkh}TOGum$ha1RTPe6V!r@*I z;=aIg!D#)<2KS2KUJHkNHHf>Pam@zzg5X{XhkG%I8_l@o2KP_FHHE{i2;#akuEF3M z1^0Y7+_E6pP?Mr3QDH;Eo7~J3NTHmT`j&?qI(CjAnqQ<^)|RZg4;bDZnq$AB;$$t&fAZ|CtIyFQ4U%DAZp_j|!z8xD6(5O*NsDhzIl;I0mbyDEr# z8*9^}^^*+lcY>Q74tHe`SIfAG26vg@t_X*_Jct|0xCsV#iQp~`hx=_1_c2!GN9)HM z+^+@qn{c>`gSfjGH_qTL6x^@E;Vuf|&S2bFgF8=f7lgx|AH?M_Zj8a5Ex2>T;m!%- z9>co~(fUyaH(GFKg~RJ1rdU)F5sO;fVxIYW-?r^xfg192a%{90?1b1gR+@FHDM!fhGt)Fdha|HLtaJbup zxGNbKH@I5_cUw5ztwG$rjGJX}b%MJ&9PST6+^W@-*&2h339dFA?xrBFnsHSIS1q_3 z!{KfS;*Mlo)Zk_at}+~MW)Sxg-h7MJZ!x%U1-Dh4|&!F?>aPs8Cp3F5{wE@^PB zf@=$h+Ze>{$hZv#_krL(3WxhJh}+K#tk;Op9t=#aJVCb zxSotFHMqkBcSJbc;X&N9c)J*Ds||R81QHA+A}U4HMZ+KY zCn{Q`R0Ae9YQ$7QsYM}>#6&}g$p%qTBZ)RE(QcJmw3L@xYI$2)De_WEQ%z_JNK+dT zEm~?LMcojp(Nc|;!uOnW=Fa`IdviCt`n})xd+!fUX3w4HIcLtyotZoL?(8HdT^ZAj z)pX|x-T2t(#yRQEWV%dEH%jQn#6~yTN%!*0R9L^J8!2?>#zuFJlkNeg8=>jW6uPrx zqdUtK8!6}ppRqZ{a?`!UlcX}V;g8xR{^e<$6IOy|>deT1%G zY;=8{bOV@fxu&~M=pImXH}u@!-S4E^_6LgHGEH~4(A^sw-91jaQl<-Nx@w`jD>k~N zPP*YtSE1?d6uPR|=qjCbf7nBXEz@+1g>Fe~bmdOE;g?!Aasjjqg&{t`!>_f({#58-Tc_-ZgtXSG2L8E_YI-@W^8mf zJLx{$O@*DU>E;OCO|jA4=%jmw>GCz**M;te*yyfz(%ryxd7AE8p}Q_Nx>-)TB&N&N zbXN)8HL=lM?WFskT@<@)O_w8dUyF_IN+(@0(`9M88A5kOY;-f7bf+_2qo(_<(7mYW zF6z0zd%;P!dnXlko2L7<(ETPhy6sN7yP0l_ru!eE`&DdoTb*>{m~NA%`=!u59~<3f zC*5CuPles6>3%MB&&5Xf3nyIz({0dn|1ESsi;eE5PP(r$-Fi*;W1;&=Y;?~$>E3Ul z!miVFKNPwj#YXpxlkUHmZjGkAov; z-;0gzNhjUr-%;#Bn(jM7_e5-Tk2~oWFG~I(jR~sAM3MbtdraPwT{v&iJ6x}I3_jkvgbo-mB zu-%&OQ=$8JY;>PF>4HpmRMY)S=st;!?qet2G^Xp)bRP=cKVzf&$Vu1PM1?(~>HZ;f zAH+uYzLRbZ(}gu%htPG#Mt9grcP-N$(sb_#-Fvaoz3Zeqjv)~1cbe{Pq5FGmbO)Vu z&oSKrP4`!!`&(>uZ#n4}Fx`Gl_lD5@B{sS@opdKN-9AnCn$Z0@HoDiHbUQFFsQGQ1 zrh7%`UX6`zuamBd=~^}2ABFBuvC+Nkq|0Qw-J0$tq5DH@bbFk1uVKnm^IHrU>J2vx zyR<@vc@?jadGsilk=R$r9%eeUWkrWenCQ?)$3lnR%})1arkjqPI@J4jNYVNoZQVid z-{E@{QNG`*-@ijP+xlG?GevyG6>6co6e-a0#%$hnw6mLy?kT3DZQ6v6wrv9)Z_DOQ zNBg?j=&oiu+N4eBXwx>(@uqCvbhN9Rjqcx=wqpHG)6uSNpyOTHyy<9LHyhnXrlURD z#5>xv4RpLGn>QV8>Sm+6h3ROAHld>(+d#)VvU$_dmToq>!AwW{vk4vT*9N+C@h66c zLL0i-=w8HJ9^ZS_bY}|P+4vI!-C4+HqpM&#+MZ3kqwU(@-5Igb(SB|=x{*vro3jZW zZPo@l-i*yVcC?$DjczY)bMOUNO-Ea`fsVIg^QNP{+-!8UOh-GjiFdS98|Zi^Hg7uG z%FRYMh3RNlHld?k+Cay&C4n*6*Me?`Rt~c*onU zdDGE8Z8p09W;)t*P3UM7Hqh}VYur*89&6rov`L$dt`Ya&_??)6s5gLPxu=fo>80#L!S^do~;0pRhE6@5ySqTZC>t{=`6cE3(<>YM72T zTNCeS^EG(Ko2z*jmUd^e(OtlFwAGr>(bj9A1b~@8{I*y$khCnHd+%p+IS6g zys?@$9qr6!qkDqsXrDEqqkY#v$NQ>z)6vFkHo9!4qdnGyj`myw9q*~;O-Gxu+35a- z~>q zO+xWYP&^+4#bz7DHB7NlD1Hu#=VGAvg^ePGDK-eje}m#@F;M)}M)7;BD%RY$UMPMH zil4+l@vMzv1yigOiXVdFM=?-5W23m7Db@(Z4?yu>F;J|vQ5?fUY0Z7Bh2kktd_M+? zr)?C!W{Oop@m)}SF9wPyZ4^tHA|w>w0mTzBP&{sRZ^c0Iu#Mt&rl=8$2SHIA1H}p(#TceICKUex1@}5n z^xR(@w^1Cz%5}|s-9qsxDE>`ecu;(1qxd0H92JUxf#Q=GC_c7P+{zSPLh&Ie{uu+s zM>dKxnBs^~`~wsp#6a=BjbcC6{A=zD3q=PgI%A+XY@_%tQydbCcR=x83>5F$D6VIU zcA158 z6!$Sji%|R?6uV-e*lDAf#uQCL(F}^;#XzycM)3)rD}`SAU1&~j@SWV?ec{}dIryKI zksHkEM!I`t&9VX5DzQB^xI;b$=wtZw)VA98vvXI@=?*sKChJ{@`n2WNHcefLeGqfH zgQ4ByXs6iNIA{+xppzR%`FsYxH4c1}1>Y72zQuyy*9&~I{$@Xwg0?R)O0l6AEJhTz zjWqEackaJm_Vd2!$yE%*g-;F~P?!d~E$FLG-O zQ+vUpqi~8Dh3RqN8!h;(IPgste0DGJ=35KSwlJ(0EIJD5W)w!mfp4_n{c+%%Ecnb` z;LSyTXB4`7G1}@VoMcAfSRD993*Og@QW*A|EchgaPyba-5>^w^f7KRj>(kVyt+~DL zsAHG=d|y3jGPK|ND=k`L`5;QR+V&CnIS1@vAN6c=IC<0wTu6`R_u++zy}7kJ{42MF zYI-Ex?#Jo#b_Cmk&9A;2>Hx~>eGSdmhW&_mk2fI?ci$|SE?@Zn%^mDq4 zgDd(Y5WH5RS51PUBU;z0A{GpFXsC9W-w@K^r zwQh^n&DOeYS~phf)@a=Xty`ycleKQW)=km64O*9?bq!jVrgb5$%h0-2S~pbdR%@Mc z?+^?v*E-{VAQ-CAI%AF>4Ap6!F>eos>a}jawo!&(J&-neKzcH#Q0rQ>u0-orYh9k!ty~R>me$p1 zUAETMX!xbm2(6p0b$+eO(z;Bo%htNFS~pDV z(zI@b)@5j&U+acyU8dFz(>h}`3Wkp9He`%2!H`eq^J#37)+K3O3Ur}c)H-zSkzvu+ zqSLo#mDV*?PvJIM69%HW{Z!*l^ALRupOlJGB*oAjfG&M&Q)-)~uMMuCU*RDNp-X@0 z1?l9&D{E5v5oNjoKgJeP>8C+x5xbi$oSwQHOWw`xnKcaQ0b{O!6uX^H?=!AwJSGucW!go?u8UDAY_6L9KH}Qcty0kCT9;MWJRAO>MhIrrSsY=M%}UnhIRtbjYWG?b9;#siQC5 z!tmu)^K;}yd#!En^H5XufNeP8Q&#Gl((B$(OeP@|J(N2b zqB1GxdrJcklxq|UMbdm8CFgY4ub?uqM>X;*VCfGvrLSr-`UyW*k78I^Bft8VLd$0T zkng*y1xv2ej1Eb14NTpQM{$&^X=K~TE^(qh6n5IH?e6o18tjNP*!K%HcsSBvzc18a zXQaWTFVx_XNQ22=sKI|k8tngt8hk&};D9gG;0M|uUp?*mlB257FT_8`{RJQ5PZ0%9A zWjV9aj3|;V+nJ5#QIXklo!O2=&6elP))h5dzBAj=sM%&av(e-+(zm(JY&1uS%r?)N z%@?&67C5uf+#!;!(3y?q0g>5CoY`m!5t*&bnJpt~whCvqp(>m4f{DHmX$YnZ5o6y2 zwcV$ruTnE>8daOk>(!o(I(|&dd7P{d87oHycbc47StFpK#67?=t_rnGHZa?iTq9C< zk2;REJ2kS_H3c%M^af|-<0-YMGlzSaIbkg7Jc1doV3c8)mDxbkc}6U2C`pt0)wz$J zdT>V{q?7Re3{4sSuKOx+FlsS)Sht19B^!+#sk>2(b9*iZCKH|K^qhrCN-m;^$F+}K zM6-TqerD-Um#c=YqU)NkCdPbqG3Kk+`FdfKudPu; zY_+X#@ujwLi*L@TIdXglf}d`|Z41q^DQGJnr_8}un%^EFAGyIFPD*`6J~qJQ1$$}_ zra!b7*31%o=qQ0pzZX-hsqLoOnaTY(2X{mt6<2g3ThnxPssz*d0UJ60)O*i$;?XnbtkFSyZ>;@1yKDMK zzpC6D|7begJO8HJ?X$a9|G2`<`e%1d|L6yf#Xq{bNBOdN{I8p()-+`F8s+ngdZI&} z!Rm+79BT9g=yD$F)NNb1v7$lhJq|TIfV%F#9cplrx?Zcf0}Ky9w;S9QzVqJWCz{*! zFrkKoQ9hV9`atR1l1KSq*I0IteEmjsVWMIzGm0)_2G&h@x+A!Z>{P7dq^EYLc3};s zt>ZUvbK3_m{QRwsU+UCPbm|8>^@L6Zb?O16Ol}>`Pjt~FJ}R28JJc$g|Km`rXs&Xo zVG2(Q@3NZXNCs{el`V?n?}-}4cFY2eC`xorHUcQYNl)!Um&kGX5!fXzPwCXRb?PCV zx>u*}M9S)(6uXYr&a7%x>;{LLi(S3Mnp28=y;TJhh{DCB!qZfmv!(y439IGOc&6NK zDYkhYwfq`#N@@O}Q_VW{E1hz2_B+U6bwixBRfafwi#3-xdxfZM^|NxB#Zhx2Zkwvn zwEYAs3_bdAcD?fy`I9DplKGGHmJND-F4d}gbE#J29t4xaCaM4Qt)YXeOtegit_DkP zyJ^6$U-7P^uvv1!-mGm%tM-ffB8OVly0ec^wch05R*n4`hnj<#URUQ(OF(b81k~&) zq@;336!V1Axt1FkKo2!Gb&iw}d&WJ4!gpK;Z>`lXMXh@P-dfdC)VdBwnN(5Lvm15O zHp<6EO|M(0bKBa_HA|`e=to9U>3B%s%Wz!Z!|d00$|zsg314a#{-o=^QzCb=^s(v@ zjW8xT`pyxx?Ss*MjyjGZ#ppmgqclej%T!1CxuAh>SVO{v3|vGiG)QC8hX&b>VyCvz z+WJQlfbgywBBi545b&Ejq6 zV7vF$AZ5vQ_9sU;{i6PvL(P|8;7*eOo#Q8X6U3?*2!(oLCv~4{44LvVMOAyWP9l3` z)5z|TUEEiM>sJKn0=V4agSr5AMy-MAR!15cH^=0Y3RU=WOG~G0Vn4q}5SL;jj-w2^{oc2#54x z2B*g zjMCa^6(U?8NQZadJbTj4e(nSc!5Oa8=>HmF8>Y|D`g(J_w#0@_ zOXh7LJxZ`xV#B5-zvdH5$=cGF^ch;Bw^(Asrlky>kDf+YEU{tJQl`!)milW;!}S?j z<+oU3!=|O7Iv8q^X2;s>N!p?c7!V>#q9Fe}fg!|p5P9C6z8w=~k z+=LsQ*#@l`EDd5Ilj4pmwM+XflT^nAemb{%#GMK7b>C)jNv<-ih{myUswjlf~^ZvXa9`yyL zSsl^qebRXNE*`o1Ru9}Zm>mBxx|?lS3-NV)pHhP;^&OJA3qPFJI>LXmvZ2qI*Yo_`^A(}`AId#rs8?xz-_oHd>tP{Y{OOU>o8w@QAp0F zkmL|OqIv)m$bmcs?Pw$<)V_|*l%n})#|8+SDYib+rn1gb@0D3`%9NFq>b{veR+%xAa<$~d zJR<{_Jf0^TeLjumMt6_5Ax7e{b-*uI6z4Q&I6OhcjI^!uayk!sn%bmqMN6i)GolgE z!$Q3FOabZ~DA^{Xx1gpUTrq`H1dZ;Jyf+!EPgysm-oXXcu&GvMP-p2WSoU$@SacZu1 zYM!T4^ftlgWbGUmJ8EBUDpGw)I59RR$K z9sj+OFzPv(^{oQjW8&Qte%Q3~kzue*-Isa`<@M%w9dDt0WW6<#P8L0-y1z1}({!_B z%=7D4e5(3ptk_UK)sfM?0N<1t@4!swx4K`EFT5bHamNLEn)L@?PgRTLJ>2(Uj*40x z*=4+VUmr4`AWF#fGLKBN^nFq9LLSR~k$1>-_|$!o5k4xe5x(A5iA=kWsW`6;8KY1z zlx8%(kTD1ZLm66U^ufWBzj1C|e@@t)O{RKmrT4yx>U}&t; zp_*y&P&EmvD{c}r_-@o6>O;?&c{U-5FJZ{ii7rzxG(j`+w>+lzF|rs%jLg#4$YPW@ zGD|-rixGgxEJ;QdBOZ}il8r1zcp|g(H?kPfip(;=$YKP~nk6zsxTqzT^&#V7CZg?# ziGvC0nxXc4zBv$!5Is5`}GmC0nav zTdA8(Fh9`KZguLb;>BO}rBx52)|$JrW*xf9&I)e2@_qB-uhyhh^AemoOWy+OW)B#=^FI`!)i9Uu0;~kS+ zJVX+JTNWPZ9wEBzu;=^a!(dy-5RHn_%-dKLU^5{C*bSsPVaRW%VVXx;C9am|3DM;YbUVAwQUiQ_5-KZOJ&Q?_$ zP#~*Xs!EKxR*q3y!%szfXzHOIl0F8)5L>OOU zRqH4Y?n^bdxG#S4ID*TyMqO?lLsT}U>*$Nmyv)+kE!T%`!P2nnmdnMW)hH2~s(Msl ziBte@wo~(`OSfaAgG-#T<}hFJUk%3Q_S21$ucD9PRHKw~wjaGna-vUL#|;i*cn@#X z5}>uZ(rCbz$X>dma-hVe9nMRWdmX9Brf@#1Vz@d+wsox14Bj5# z5--x(rDz=c^g8qPNlX0G>&#d9tbw>jJf_xyckPTQ8|IzuYX)uOu^rch?*+P&<#N7@ zE|fQPJ20^B!6QS>uO3EsL$CF@h0N{hvDCr^Z5;)g!Q1YoJF3(o^mw48`bKKJEm;2* z^|F@Ng<_~ni4%oL;shhUa7F&{6KIXfg$+=N3u}>*Ab1x+LU%COCJ&sA;RFo<%#&he zq3u{Y)w4Tqn|*jOGq_^xc*9Q#m7k2_`^Jt|`1y}`ZQQVp5s#L#Eh8TL?-=pivdD-> zbkRn<7|oa?9swlehCy|`7(VF{@9)=njd)_*81W1~)z%F@u85VJ%>sNJb;MI#YQ*b> zm$MQc@!T9YIu>#!>WIfcW5oOH+K3U)AdZNzIpR6Edmi!Xql|c@`#(D38R2y_IQ5Yt z+v^d}yWQDFJZ}#^-w}`8vy6C#d1w2II^sP<7m7LJ8Cdt=#W>=56WK;Q@9dw~i056G zQAfP{uksr4yo(Uai092>9r3(#8zbI?|E&>k9~vhf!>X^8HsX_I#AE**Bc59p8S#iN z+K3mU8FR!VfQ)#CL3ObWyJGlv5t7&xs4HT^8eO|w;zqu9Pyg)$ui=x|BeyQEsKnJL>Fzui_wfZ z;t@bbJj0;6UJRe~h<9R!*N7*^jSxGwD36FSgjvFH$ zITLlnW1unOod!o7Bc4GV5n*%0b8z=O;;oJ{;*swE=!j>8*U{kAM~ZB(M?CL#XB+Xn zJ@|Y_JaW%6;u+?h?JMet_d~i+%n{GPx(6@D5zm{*HsX0_|GY*#@4AdS;ywKpuMy9? z2(gTK-YnJ;&pWp<;!QC|ypUSotjBAB#*$`8-2p-u(mFLpLZ{d3Ly85u)keOW^=N&T zCl~AJBc5E~#n!WHy9ZT|m0_g?>PLtE9&5nXaVC5w?YMeMhxv8<9@z$0U%+f3dc0!c zO^d>dZ3e(B-%(oGvyz}4H87T z1hbDHJz6l{45RNm?K0a^bNiY4``3JRh4IwQcjD}9d;{C(J6nGP zyBO7P_#rmWG+fZI?i1M6VU({MIaOcGjR1@%(9meZhhWY|n66)0Lzf~puvd@%S3b@~ zJDgN|uwQDMDC<`~&Y2GOEyj$Gpqs3b!Ok4r`0-!WZ%brOGR&@~poC8yY$4xWv69wSQ>9@{V}pc;h~KNSI(ivg>Ng-c7iMCaB~TU zXwyKbjW!pS?;qkL_59KVElrM!K}rR@ZTfKQqPG)zPgu+mOI8x0BppEL<*OoVsR+Z85rX&Y|Xm8AcP%mBDdSakXwTW`x-qSLzpn zIR_GqYe_tDrPtdmaZTZpNEZiBIn19|T$lAau4C4)f;~*X7{uU3=vVTW!jQTIMiY<2v0QR}Qnaz0xQm(`}&T z1#;b41u)q#_mf>>bf(ME$98;6^>BC(RlV|V^v^tg7@Z;QsT25$sx``pkMw24keY-} zm;DG~JD-Y9Zv%#;bLt$sGG~7$Js!i!3ibqBXv#NTyRZfQgFBkgpRddgVH=e>UBMOm z&*MQU=2Fy9De6D(Qp~1O&~9NU1$70T=dH{+&`I0h+Dak6uN18q2YOkIx-X;{b1lW7 zE02oN9<3OCsbo=VqrI2KsQ*HWG0##AYUosqL(z)S&!rfLR58$6=_?EWU!Ho<7b5=u zH1*g`Ax|K#g{a$Jcja+RJ>re)|JKx_HNm)+#1q#zrXKOe^?z&X(UxFb|KFN=#2eTD zt*OU8iEHRHJrr|St7j2Z9@{K}GWKc~vAf4vM7wPkv0HcepOZt;CIqd~hM+za2Odf7 z9<_en9z`45+oE}7j_r1j+CFcOq7BpgqIqNv({_*ciAR`oHDIpZj6Ha03Dj#U*sogM z)5)|~wgdr4roGq_q`AHSs3tUz;EvAZ?Ub;S($b2~ZfxsuE-(6P(`mdOqjL>S#d-_& zd!HI??o9smRB7@&7lz-m6xoJfJj+=v)YKZWWAqGzgdBY(9Hhl4Z9#s$Nn0@dxXAL| zU-~8l4YhxVJs81HqfNlqOgc|h>i2Bw7`T^YrLS@XIBG0zgAb`NYz*~(6GOq5`FpNj zCBWXXiq)teTB_Cs9h%xLKP*6dHBsog=u221NJzc7`=!_YTIEDs=tnP z)Wv(1sHpO)n#D%cykC|Yh$-*s*1YiOEs0d>ZoKlJrhfMhUv%j_a~n?hI!{w7Oq#JP z1M7U)6D4=$wTO05it{0TS{bC+1^>j)TIeGerz0ix)7rNmsQvU@ggAZcOQ|0|^b*Xx zK-{#;WoI%cK@eIQq$?`;Qf~9xsaMfYeR*>Bs~&I9l_np>^3c>zo8Rsq{L_Q)(e;Gi ziIvOBU~PVT*o+{Wi^bLK)MoM3%G>;Qnj_y(9v2O9{80 z_Aip-Bct$h1|Q)k3{uBq3}4P2jN(_m{C857Q+1_MV_u!f3DF17(mtF4F9^| zA9Bji8q%+_aSwr?!POQiXCFMpIj)|QAS}G`D9T_I%wf^mrs1l(_6&>N%3>FNtBrpj z!m!x|n=5lx<5`m7v|PR}s|sIs_Lr)2aWk< z;Oh^*D|<^(ok}I1o%+#(2T!1-TI=zsDq*-EEsU>0NsY31^O-fxbVj_D9(*t!pZVI2 zT*q{+@Y%3@vlB(5p}x5tnVazN3{Q1VoRDv8Sx;Gbe6kF0oHco9fOg^0rz|{4nupJt zJT$Dj@aR((o)pc)XH6bjnsMRLrz|{anupJtJhV3A!lO@Fcrr8(pEY@Cal(a1pR(`_ z)jWLGCiSoNAns>_ebC zCJ%hk3?w_XpMJdMcGCdaavP`EpYRa*2?A+ZJh+-;joFnoA3lvY5mIY!Vo5gg&_+(D z+0mJu^i6T-q!!OqKO=>%ZiEyygl~1z*F5o@hn}1`EK(Q2y-ZI|jJ96&QJe^4Hr3DO zN4OtKDL+dIPyCUdsI8N5GE>zE95{r!z-HsY-SXuG^mXTnxRb7 zFDebq*>JbT6|IWM`vg;Y-@!RFn^66VR7_4(5NPi}*;2}AELgNv6FC_@l4u7!*`5%? z4>vVqhWfHFcGa)=BT{k;07JAx8=RmCD-B#?ZH~&-OS|^1qzuDt+VG#OhF^3uOu2e( z*t%VmVR)}L{EF3ZvzuYc)oa7nEujp<`?TR#t%iT+W|(sI+OT!oC&RG(Dhbsd{YHka zX_8wPCh&$Av}p>*|*#9MHE zj3J>uM1(f(K|OQ#?c}Z>WKp=$Z@dy7+195CI|%n+LS6!*t}3egNu6We-KUvxxG%l$ zhR06mvZQQL$}ynla-?_~=|@H|jN#TjijiMCDnfNhZWYmFuL$a=92G%?s@TG9Rzy^8 zvm&B!N3Vzo6J|w3HDOjnbQ4i4BEpDS5mAkp72#$iN<~Z08$Vh18`xgx0F zc2oors)`V9vm&B$n-vj-J9A}Y685mC6KS44yfvm&CJFe@UuiKrD3VZ^M6s7B0+ za5EC6A}mH49TlO5aJPz}jj$|N1dZ#CiXcK&5yEX&L{x6GBBF3duZRc}W<^9bVOB(R z6HzN7!iZTBQH_`t;btUCMOcjd)=?2^O5;`$yX_T0^BhM-5TU9F;WjHGDz{k?QMjX5 zM1%>mBBGiwDornod(xC1Yl~&PVeuN83)-j%1{1a zaVsLDe$iSORqaH{IKa-Rs>YU)+{X5t57A$nH#WEB_k&{dob$%$Jm-zkf6nV#gudQI zNTFL{t_xcPq68oBThcwPTV7lIId9BG0IzEi`gs>2trtZ=-k6JkyfGI6d0mT;qmH|8QBud@iWFjt=>6CdtC^gtlqhU!Cf8hx#qQ}z5hr}!Ez zr|NoiPVqEaPSyA8oZ_d-8Op6~Df#9tzYERD4Zee~`V7NYeZp`F|IHnD)3;`osNbak z%MKa*FhSFMr)QO#r+;Uh9@(Z|m>{;`uJF(wA3wp&NKf6&Y3#clm6@MH;7tVqF1BTE zQZqx^vs<}h&;Hp>C&-Q)cQ3u3Qf{#2mk29cow@_BXej@_{48hTLjFb4FmB6!L7NT` z#cH==GGm3WU-8Q&it?C+a_Jt!gDiMJKR!amRwXPI4G|gN*m9{wcJJN(X53@q(ygIp z*?1TY(oWR$U%m&1t(tpiH*9h4pyMaBXPQm5tz9`?m~HTMLo-#N1+IRv57go6{~VL~ z-0J%L5>YL*s7hb-Q?Bc@Dwtm(s_7P0U{}sDWb@VDcdXw7XUq8!bRKKzb5^g+IhMOR zn73kCZO*YioqySt(=B3+d8b;mwB9J%b1d2x&5&l% z(mk2v{rFQe4zy4v+IEYU*2lz$Jr*t9r%B!|7A>vth<2?-OA9-~P;b%Fy_@8%v}j+_ z4D&2nT9FWjD=k{OpA&}37A@UVi*~q0OSjU(kYv%)J)X3k_q&Za1VfXl?f3x*@3&~D z=oYm@YwJVw*iCphTD0^~T^OF!+F)p^=B=@4r)%EZwYEM)PmzRownf{fc`wu2U?@xT zja)x2#MZJy@cuC?_cTH_bq^%gBX z@fP04v^E&Z*SyOt+S!_Sq1M)iXvtc5^DJ6=pe?+YXf3{Lu6g|yE&Y&)Fbve%`Vg(a ziuUNoW*qiw-nXqCH63G>CAa))ogt$4Q+` z>T9*SKJ<4eq}crB0TjE2vYd_biF!Y-Yl;S|Q=pd6rCK-+0U_Fd9yJU74rzIy{i{X$ zE@|0|T^8+o(2BX`D)>GO7vZO1MAWnc1$n{h6x%QQ!~ zRXqmkT{(n7b%)P>;6j>UV(@%|Sg@XlH_zE2Y|fKhM>-=i@55wmPPk9!?p-+)55NyG z{1CxuZ0-^M9K#O*E+zQsKg~dP5SWMXlyMe|%K;JfFsr%<>RmbQz`%uecA=eIpkAd% z7bdU^cq;-Wpo;ahg3vkUvV1k_yuzK`Mi2!4?ld_2SV=@N{#l%NxA;%ctd)ox@F z^<1m^ZK!wU&dWkNlv)IlS|8wvhTFZes~ zxHhLzm!SOvvjp#hOoxb?*Bux%cVZZ$WEvhji|IOK#dxPdwRV%e@-8C3?K46vEU- z(Hlq(a5sJcK#Cr#{|T&&T1Srr)p@5Qk7_lMq`NXl43^7NRQrA!KE#(EX)eIyH_!RmIz28*I|+H-@i(`x4Avj0%Hc#Vq& z#?Iln{Bk!dZljaI{gm$)LlL#wmSM&kYfqd9?l3u*J2_7=Id67wV#TaGH(1>jY^%>X z0;jM(H>WE%m_N*1pUdDpbP7K0h8?4fD5CA$M*BHGtp`V0L3^_UwMh31VPgdi3u3f_ zX7Kh@&ZD=R<&22kcnX5VuJV-FW4F%284In&JL~G>*>aUvTJm<|zAUfrFkX1XO65_s5DY_DQdFy&S6cF7NfE1>SRTZBVoY_i zptOfN`5v8=_`P*<>~)f6;f$!0D@@Ku9Gq@-;?|zKOWf<^K$LURwVeK*>WI3FgZTqx zSnH>C!TdDoYP#MvveoCONTvMMqDmFu9<2)IXBh3Hr)!|=wjSa=22QJZmuJKt?==?A zh6qo#Ao~)Pu?>qw^Xli*imv^pkgtKnC+u0H-GhJw@o{;vOQDY?dZ3 zJ@yFQW8sX5&@btvM5uePowK(QDh8EXgszTqPTJK&hl~hOQ^SIRFI;I+r5cPqMQwFa z4^jIQos<%u<|tuLoY@x6h^XCba_$(ESkxwi$|$3=T@8(LPC|6u-z`y#p>)xw zr;`$)qnNJ5I&z<5;f#pTH%!iT4otY2=O}XxW#R|+qv4N z6dkv}y?u-by!x!+mhwc*Y`#t>B}S_U#vY@c1wF**KXg(!vmKnhjnQUMxy9&7w{zAQ z{ifX(qp@%Rvti7fgLC#94d>5cwPY86yRnP zaKljzpdAd}xN`Lg?+ZEtR6EOc{4WLD4!@>&!C{TbR6VPOawZ;N?Q~>!3FvSG?{!?Xv z?~3xdGWpE_+!f^39?Qm|gL~mF4D>&2H&$uBLY6S0n1jwS6n%Nc3 zfe#in7XrES;kZRDwZ1Fd2c@;BIb6tnB`zq7T3Xbu@RvTcskvg1`!a;v%uRI(Ot=mz(xfaW&-|TTni|JrMt=!zz-DQy=!!#_Zm$N7A$~t0X(7rTTQ?N zs99BLX}VH|x9}_uQF>4T9x?&##svrqmj3PM0;o`c*(Tr}qaOYb^=}uwrP^t z6l3JR^oX5Xsc%KNO_QpByB6JqsRVfTO?3Hj|AxNB=-*C^T8^h8Cq~`RvWDdfmUS#2 zW?9ej5ta=sA7dF}`8dl}ET3e#n&s0h*RWj6avjTOSgvRJEXxfnf68(r%U`hE#Bwvs zEiAXP+{SV{%SM(juxw(vgJlcLoh)~=+{3b!<;yJFSng%HkLBwu_p^MH}L5H%VR8$v-EXQUG!y{#Iirj6qW;7rm-B% zGK1w1mP1*d#&Q_T;Veh6Jd35D6If1SIho~!ET^!%gymG0(^yVt zc^S(rmNQvqv%HdJF3YP~=CPc`GN0x3EN8R4k>y;LH?y3_@>Z4$ST1B)$g-Ga3Cr7A zma!~nS;4ZBWq{>UmdjY)!*V&x`&rhoT*0!A<-;uNSw6zDf#qW?Lo6R>xr*hJELXF9 zn&ldnYgw*i`3%eTET3h$f#pwGZe;ljmYY~^X1RssR+igXZfDuZ@&%SnEO)SMVY!p# zZkBskwz7PgWgE-AEcdZ|o#lR(Z?ZhV@-3F_EDy3g#PVI1VU~wk9%1=D%Py85u{_H1 zW0u`4KVx}}<#CoiJTpW4XPLyZKg$%B16iiA9LzF<0NPG@-;%Pf{NS!T1ml4UN-t6Ao;oW(Mq z<@GFQv%HbzT$VSpoX7H3mJ3)eWLe0vm}Lpe+gX;eEN5B4vXW(hV3+gNUA*~sz*mQ5^ouxw$uljUxfdsw!ze3@k%%e^f3v3#B7ewJ^t zJiziTmhCJLvOL7{U6x^%hglwB`98}omLIV^%JO5D-7G(2d5q<8mcEa;{j*GB*`H+! z%YiJ@SPo{H!Ey-8p)5~hIgI6SmLpi6#nR969G00ZN3$HuavaMEEGMy?%<@8(Q&?WY zaw^MdET^-)jAa(fnJlweUdb|-<<%_nSk7XZ&+>YfvsvEAaxTl8S)2U#9s`7X;a%fl>>uza6o z7t4=W9%cD4%WjsRu{_4|I7=U1)ImMJU;vP@$+m}LgbAuNZoJdNcrmcv<& zV0jixKg)AiX0ja3axBYnEGMv>#Bwsr3t3KKc?rv@ET^%Y&hj#rSuAI=%w~Bd%UqUM zv&>^Ti)B8`>siibc_YiYEN^BxkL9f_7qDE&vXEsl%MzBivn*p-&a#4KCCdQIr7V}R zyocp-miM!)VYz~39m|JV*0X$sWdqB{ScX_W&Tsda_ zas$hsvfRk>7c4ii+{|(d%dIT8vE0tGk>v|4n^^8(*}`%s%iS#Zuxw@dGRroWds*&d z`8vz}EZ<~#faO~(+gToDd5Gn^EW<1hvpmA`eU@D;KVo^5<;N_$S$@Xy7|Y`y^*2FoEVhq644yduKFjM_&SrTd%egFXW;u`L ztt=O?T*$JJWiiVVmbbGkV_D9!f@LMk0L!H;m$AHu<#Lwyv#epcf@K}chgsIMe1v5K z%g0!TSU%2j70V}Cu4ef(%QY<5vRudV8J6oI^Bz6(KD;tNm(j8fAn^&F)xq}02V z8cV73vF6rs7Nzc{)KE&bP--Bh(y$8G;iJ@CN_~vyDJAPDb%avyQ0gG1CSg6WV?U*q zQR-z%y+ElJO8Kyi(XpLUGby!+Qs1J~vy}P+rPfgDWW4Uz@i?V!pj17jzDKG1DfL%M z1t@hk-dgLpol=)mY5}F_rMZq9DMfD;cH~j&6-wcU=uecS;%P|-Jq;>3pHh=36`)im zrRd>H$8bs=r&I=|rsI)M2fmhhqNI*e$Nq!Va6J3!_=r+dC>5qu9;L84ccP?(Qu`=X zN2xuOdYV#AltP2>b!??n7x8VRR5G1?hEl(y)M`q-PN~Nz6{b`jr9P(AJ(TK)NBJEU zl**tKURgL%au%hqBz~e~Jf*Iu)HF)vQtE4zx{OjcQfdmN3Mn;?Qk9hQQ)&gJPNP(a zQfZW0OR2t;+DIvUC+S4VuPKEWG|`GFh4&y%l)Of%Hz{?HQf-v_h*CQ#)fcZcbTm@x zWJ=K!vy!tZwSiKTD7BVSmr-gJrLLjWBb1s)sTxX^QEDlr?xj>2r5>TwLP|YFskxNe zK&e@j`W2Cr6yDA9ZHR+)W0Y-f>KH8NDZOXDU?c~)H#$oj;9z@f%ao@ z(c+RTmsBn;2#CJY=PzFp@E0$sE-&=WzAoQ4Y0~+XMOD>hfvQP?WdYy0{_MNU3l^6y z@?TY66{xIU6ewL%UNsH+CB^>0l0ZS3f6?8G%8CqC@si5B3Mvar%Wv~n;bfViUszdC zzNo~ayCVN8VhNNkE&`9gs&sL6SwWy^n&0PNTv}FET2-`YNqJ!vvV86O8QD40eEBnO zxZ$cmqq{OlRCXZWiYEvYE-kE-zBQFJ%{OvC?yz_GeYkVavs*oIH4Kt}8EFNDwKsE2BJ z3fHR9r%S)?D(3kO{&)>l9z`s=0 zgUU96TnQkW1AUsHDzK!&H_9lhq9At`mqFg<8&y{5n+RF$yCHCaA7ZlKH%Ds8 zKYwZ2{H0ZB`nat8ix3q6)p34xRpt3*OAzhzt4azgi_YhQ6a6$B$(N^ITCi|YVNtO~F@EB*x%b?B`F!7~izdUH@e?PRnTv8*TaD~0 zlX1@R(cqmi^NQ@8E7eJRL8=xNlovb7aaDPssIt7EY?{CLwjwlvh1JEyMV0;~C{AT{ zxeu`%TRyWCCocP{|AO=UqeuJI=jmVdUv%Mls24a!@yZgSZmTIe6Uu(Z6O^6vA55}jtCptM|qvj{D&U=b>=O6QkcRd*xTGC%5WNu>n9 z;FI%3<%NjX!XkvV$Pz%PaT!fi-Z5~ZwL2>;T3CIXzaW6XSD=5Jz?};ExC-vDjh+!z znw>Lq&ey22{EJZ`1-BJdajjDA;4&a$zN)2@EJklza>YWU3l7{>x~RxcWd6cZYJ^4Q z(zh-wSae5~0Ytf`;PRO2zi{#emrk5Kb>fAWa<6Z6e^o^RbYm6h^u};G#?TMX~ro^m_}_sYO{_w#p^mKQF$%T@pzp4z|dEH1Oc@n`@=V6_-U@$kdg7R8O$ z4=6W<7k-W!byGoQIa=p5ztNeQAV0b&o@f{)pXMJks%i|4HDaL>Y6b#f{->L&omA3aZM-1W=O!)M`;>NkK)GQE!D6rT)^zJQCA@&CQ->7h~u; zFIpCm#;f@PCFqr+joxbD=Kd3-_Y$<{N;O58zF>+>l6()qT`4sHNx$|WPI=`~2!lEo(RIsR| zXntkUol%swoIIXT7Xzo!qcXY4zjWDrK8JEnf~}%uMf1_iTX`Kh=H^TkCJ-~c=c6wEI!WS2)M$NSuqpLe~l z&$5gG-~a8Oe7=l~v;iq0+~QBi`Aqz8rJEHTLsWj;$I6j}OuoSx5BE*N?YM7H|0LWq z`2d!)j3-NL6Tq(rzCz(~pTmd2?~AaH`(=myL(p8N@aGHM=Z+s2fzLz{CnkU|1b&3V zql)=(w@*tk_V}#_-td2{C;r?B{2|~+EBo=_GqE5uSmALO&xgDJSP60XUkLo0cS!r0 z?1{%9;=r#5eviV>^~B#0fjy0jizR+WN7Hls8~W8IB^6tVi024+W_}JlQ<8kXGR1QqztRZ&0);0&I^6MJ##uZ581VBHegT1TxZ}Txvv&M+EFCUa z_(6y*9qxE!_SN=F>W7S=;qpUuRfW{+xs2`!e-?6>_OtP+5%>uT{~E4wI#T}jmL!r$ zVeOacy5x5863%EM;z`0H=k`0r56yF+cRW;{Jn-aJ3D0tTrX%GIHy#xaYS1bk4Zznq z@jr+i-wJ$_!k4mj*e~$F&o}L-Aw-7_Jh_L%vp(k|qw+rw_@Q@8`5Oe@1O8jcp{s%0 za|7@T6#g{N_H?o|BxQ%<-wOOC%flhC)@H!=(@@yM_X+;6fzSJ^FhsN` ziVWKGUxkM2AF5Rk2>vQ%*FApJ@*L$y<{v2hsh;=@8-9e!Z<)vZYiE>s%xuMv6;VFi z{iC}9yMKkyWGXz?zxi;-qcJ-0>!InoU*Z$bJn9heI}*TWqN-LYd_4Xa0>41ve5eU{nvQn z?~TA`Ci#2|75+R=d}ai`5cq2pzSt9A5P@G0{GAHF!4vc=7-%$8?;-873YJ%#& z?(wu=9bvx^_+o`m!?j3xsW2 z0-uTb!HWuSjF;~9MKljZcNZ|3cxv zO<)}EcvP0$Z`2~8iD;g<5j-C&9%|)uxbxtmr+KCtjtGAQ_zYDKCleTlJDx^*ZJy`3 z6EL+qsO%4CbWeDiiQ4gHz&9#tegdO=!jFl-Zv=jDBIO7Eu&Td!;x_@4*PRLA%Yc6-0X)5kbAJN(Bf#IB z0Di(?+$Sf1r`LFfB!J%t{QGJi6Home0e(*c_zAfAeKrAn8SpC-z;6Wp7KK00^ZLn* zxPFcRe`NypCt&H|oCNS?z#m^B^T2rOZzJ$;CV)Qz{MH2U6EJ8#o&dfK`0@ns8-c$% z0sIl*M=SjIjCuSAd!!{Lk;1y}spb!l%5>SQ?sDjG@Bb@s*3th1|GdKU z1`dRO+Qa@P)BZ-_C#wFxjf~?+dB_956Pe%!&BKlW|67Ik8|7c*hS&43q2d8qljnL< zPVxD^`>?d*e~H?ca;Y1Sieo1-!VijL0QjrFCHU73{OKO}RujJk_;!VFH1Pj=Nm6e0 zxY@)X1%6(=*gs<6U-iHrH1Si0BJM%KV@Tn{y&cdQdpigK|C+L&YShD>9`@-SOclQ^ zz^_&I|6$;-bHkH;%!Avd7AgKmfxl*@`2Pw%)8X#Fs=r;xr0h?@)b@bF)7?59DI?wN zEBt?u$*6zef7BrMha314yO}3)y;VZFI+CK{X6^{x2DY5EZ z{%@Q3DVSQWQTTFCe5n9cK5qZO?@{>6J@NFyrrCa`;L{f1UsCvQdg0Z1vU>!$BMLX( z3zsw+IZV5RpMab1KPP}M1Ad3XU*KtfLWKQ|z(23>cNq2Fj~XTpx9h&ZY&S=Mf9u;) z?`I3DhkB^U9|iuG3O~~m|J4Zm6ii;9SNIn^@xPA12Y|oeaq)kt zC;rX|{1)JEQ}_ow@%KdFj{^U!!mC+F5Ajp+ZxR}c-;@zp$9O{gpM}qKxYz$xIO}Nt zz+a~D_cOXD{M`}wEx<2V_#0@NhQr@B=>x#b=85RC0@IT)w_=^SAL;IPG9QOK~g2D3{g{R(~4)^-M5NGZ90Ps&K{Kt&$ z3IAaPehcu|{Yv~_;)%aK0)G_v`xXArp7^~H_$hv$@6>H#|9VgSwGsFL@M9D{HAx8E zW`5sVs znw-$#jvpA={(+zMlGy*Tz2Lk_$BExef{i+E2TY%rB@Dn}pVdf#2qVpJ(Ea0)PB9!B-miA9>)5O#GD5nE(A* z@LxCZk9pv;O?&|O8T$plPt}Wi{r?F$?APBG;9pbtJ3R5lHheZd9R=R^hS>j-;s2-9 z&TzQJ|9^09Qby8E_(R@MJxm|t^Sz>Y=qI1(a4*Np5&+4@_~pPC{zd$_pue1O$I}_~ zBlI!`93cCRz|X-Z*mT_7&kH{XIqY#f2KrOzR0NB zQPMcfr@93Hl)!t4pYq?b9+(aMRUZmI*SHRrc-a4nTn=1*;IIEk@bQf2Ex>0bfKM8a zOIzVj@+?0!P<#8y2L3Zu{&?_p!0%M}Qp5hWTO}1y|0@3T#SN~1;JXx_Ry*i$Z@;wi zX!kz}OO5oKdUV8t&j$X0!e7ePd$La}xOV$>z`vdVz6JQU1n@~{bbAuOX9M4o0KN|R z7Zg68`E(2LTNVC3BmU#JNXo7KsA)B|pQK3`6BVBBR_JhVKdSxt%YV1^62kevpAzf1{7*_V$-_KHg7H0G|!~ zN2>gH8TR@2SnLVcy!z{kzt_aK0AHc-=Nk3*qs_t)VPB0OYFUQs zA4?pw@yo1q_?2Dv`p4p--U%xgXngBit zLvp+FKOXzpz;8?dUkCg$g~wEu5BL5DH}4cUm50>SSU?6d}w+Cds_UN$5NPqk+~&_IDW(2E$VAI}5+tz^NYO89WE2O9M3 z_0RzP>k3b^EIQorr{Sy}-wOO@g-4Q)lrl9UMbslYO$R=08v5}B{Lce^eFFYB0AJ(u zf74H;ATjvg3j94z`vEt6Wc<>;g8K-Cr*=h0%2YReM;BQv=xauGH>z)3K8&U2f zBK>a#ev-oL`d|Lv!Vp9J(r^)sO~C&=;Qa~s-vInEb^U4on>NJke=G1GEBqNMZYgzc z_{jLBeHHzf!t46ab;C!gf8bwt+V4gEH2}X^;pz5}j+EA)NFt*CRR2R0X4U_+0^hFi z)XUQ0-hX@xXYKt*+GTjhP1T>Dz&PCT6k$6)5BM~NAI0dN@csyV1MnXy|KphlwgP`3 z0el*&^!Eynro@MP`BnT?H%|HUfZw6;eu4KYeht7sqwptt;?t1B9{*P00}0^Mvhe)? zg&*!||I`TkdBFP>9*>lT#J?5zxeBlQPYNO(5&cJ$@qZ@9ABB(S`ppA=s=|*Kt3A}; zXymZhUjy)&3E*3S&q%=kv@0-vsCj5S@y`RkP2tb+EPs^t5Bz3@&-cWu{^v>wBlSP6 z!0%A_xY|Dky>$wYu9Oe=>rdHN&4~Ly;MXQne&A~o@V^!KTNALKmV@U=3LjVd2Y$4| z$J2fqfcGhUJl9Vv@JG~rSUmoxp)DEraq;+{2mD55Kd$x<{9_6qSNjKkt-{CE{=bIz zN)ez1EdN=N{XJ87(a8N zxA)(9z#mum!Gh}H`b&+#Hvr$N@bQcvt-xr9++lppv;g{Ql7I^6MJ!dW{$?Hl+$Ljw3b;Fl%fe*^Ff6&_O=KHUAk zCc^(#;42k=vnO7)zYRje*Z<8}KS{vt2H?M+0KOIY+Z7&5!F;&K4-dik=c-l|eJY4?@AJ6rd2fSb5<7s~l zz#H?=c;J3BVefw$fFGWK{Z`<^YW#|){iWTC z*Kid+p7xgq{N4oc4Zv?w_;~8C75MuVKA!fIHXr+HD11EYFL}UUm4N>Zzzih< z_dM+%jIiGde4E0@GybIEmT0D$zsA#lHmtcFOz}lNo0@;M0zX|{e^&~shw*0ya@hS( zy948g!t3?Jv)%0HM&R>+&sX?!Jnf$ufo}l*LWMui6Q3D@Zw201KYqy*uj2Qj(9rxj zt<3EIFY?4s5}?XQ_&ngBQvPEpo{tpuH*)@{>|c!xs{R^)|AoR2S2%b4sRC5_c>WK( zvHl+qK5a49-x9E&2fWe#uoTaSyZ^L8V{d;Az#HrDz3uV!ns=KL9!S zdr;r8Izn+ATJH1Rt#~GS@{F~@c|Vrfz!xVF$5p@^&k^FO$9=#LSN6T{M?JN@9jpR=n!?A^j`jg>^h5EqqoEae4yx=Y(vIeV=Ptz)Pdi!z ze4)a}(+&;*e^~eO{6Fly3w%_?**`u@R>W)7QtL}? zUuyAEtCrkIs8;2&K)8gMM6|xXuA5{78?s5dy9r>mZ$v~?M8t@Qh!GJeA|ggWL_|bD zK}3y$6!B6-L{!9xh$#Q>GxMCY=j@)noelQ?`F*;dPi8Xb%=ejRo_S{Gnd<@m8pi)D zA^vy;g{N_4vLokLPdE>`@7}!t4F%C}okVh*S<0pmTudbxvb^>~c5>G0f#K z8~F8%PqiJSeCz~%7URE8n7*EmPmGLEJ}zho?+>(NUsnTP%KQ6L%?G8w0Qid-pQ;>5 z4ts$Yj8CUu%Nd1zB234QogV@|pYeA3#TMYtVZ0qVwgIon!45uWH13OGeY%WD;n!(s zjru26y~@RFs5O;i$bj#mP@>b%W8pIukmC`)1^CU8>2L9?7)hkxX29#|KNt%ioqo=k z@IFsF2=!h8R_MioLKj;6Vgm@ZBn(=MG{}1Ey6XLU@@Hsc29!JXG zjlmcFl8}GMfY;^!yIA;W`L_T+Ff#p5F!)U}{Wb$$Pyg{)_~`U=FeRYvleJa;z@N$d z+bVzHKjD7KR`~<}HskHsML9QOo|o~q@(+9?q>p$=}Fy4;*+JJX4 z{tpS$j~<`p+=O{T#&fG7I@S6VrC9opwHdwr176!FdyAI-&;)qYSq3~+s~Z;6XGkj>+RUZA>jYXc(R)57d!o~cxz6-1^88rr`CynvGEt+ ztr_12{NgmmB{_}Zbs9VJ4*{>ukJz$*fWMgex1&F8z@N@|J9cEw&Ddwd;|i}+$X{&v z)3{R3vkgO3y&$L_-UvD!`Mi@IK2`v~mF>WE?0V-|+(FEI*eTDxz!x*#PI-<4{xZhf zDbF>)cS%EzPBg;Wxy5wKb1>)}&-b6$DbI<(YxkF=Q=YA$GlBWAQ=Xm2h3`SKgD(ZX z8>fG%svdFLCvDt~h^QS@FPeZqi}9x<#FGV}S1URH+zPyQkIY30@zevD@ttoC-=ovD zgCY>Sel!24BO>!(3jC^$>KwD3{-Fu@`HUZskbh2}1kLHU0>7B?uOy3qA&l=l9_{O~ zivP=##gieeK#g1^#r#_f44oWl`xj0pEr3cI?wu;5#y&@+% z*T+Ya3Y=K>Et?sXUMcVgS^w;`A5FloO#|Nwd=umC^e3Hf$3Aezr`nFo`~!b^8vHi_ ze{vf5R^Yd%)BfLq_J{Gm;d1X3v;6-HZ_N5r3cS|;*r|U_z}Im4cG~Y&;IB<5|94{E zpYeA1F9rUTH27}<{ztwC>x6{z?-(WjR^VSv;~uWg6EWAycsupC6!;q$Z)bej1pKfx z(r*R68{_SiU+24E$1&cH{*?lMknf?gBflo#*D~G?|E<6;V7wjvJ5RznD8}2-zf#~U z8Glwn{rz>6{x$(WAdU1}f&V$<&rg{C*-`0tz8m$A?_oMQA^x~1d@1l78UNo2@zg_^ z+s`K87ckzA{9Az^&3HTV?>rgnri|~LkpG`W@m~u3MU2l%h`%rj-voSD#`j5xXTz7{ zQUBWtymp_kt^WTWls}Ir?aZ%~0>6*(cI>Yv;I(_a?AVX3hV*Uae+v2!=Ks8e^8X!T znDw_5_{BEI<0P*p;I;XP(-NkCk|}+XS1a(tIQ?|iZO^Nz zd{9eomg5ZIix_Xm4&M%ZKgQe9gEO1L_0WzUTnl`sG~_n}_-!`zi1c7P@Y;QJ>F7bX z`!L^^Mm{QlU(R?tdN3RKIceZ`0K-00KSUxgA>*R9?$ny)q(2K zY~UNx!0!ZpEaUC;C*AHBVthLJ2Yv+OskNkE?C}(hxXkUqY~Tkm-i|%96Zl-lleI&? z*y(r0TXXu|reQvU@pk&d3gAyiE}ijq?C}cVTNpn;rXDYS zi~0}ziZs&S3H+)w((g7iy#FxO_LJmQ0sK@>|LTPKKNd0MdMTL-dO;AK1)wu0O*)r= zP8;YfVLF`=reAD*h#ueOJS@Z=jPIi0aqz!D3_TlieJTWe1>;kdC-L6`d=}&F)W3&AfjDMJa!s`u9`+M6FNg z`h-zom=MYFa5LuV(F|4=g2`5p=evQ64AG#<~yV?bPeRz-#w6*}+c)ej=xDr#@{2{(8ngq1A^ir1$tm z$&tsIkQucKR3A=!EPQ{JopIJ+;I;bHlhVX5cDt5?x8Zh;(w_*tR-exzFn+P|zsB1z zzAr)>f!FGj-F}w%=sYL9ztD~xN`cqP(T*INfWMW?(N6lUz-#wN*h#25d75Hlz zKR`ZBB7G(!_5UBR&(g_1@VSh))1Nc}pTT%L?Px3T+C5&0`}O{ikXipa&&Q)Q{|@8r^h2eRp20{>7N_$J^-GXBei`m-lG|G;BB zwEgGj;(z+ZPM=aRr{4{7$mR6Umgso+u2J|3;I;b+exDFe(l)0*8~6-P-wu8!@Y=az zvR>#HJO5YWtvUT}9k9QU)3<}K0KO~Z?bNT?z-#BqizWB*_#YC*|4!gV8vJ+52$$cr z3DdtSD*X!JdvN-{AYSl`E&o#x!z};Vz@NbL4owOk2Y)wWnDIM-cQc;MF8akzKNoM! z_-;<@4`KXs5*-h}#DwpQPzCVsF#cr?Kb+FR&k5xeC!aFDgA-helR7$&g(v3&pT$2q zBSdEb=xFDObvhNP(V_OB4Rqe*`SIT&OuyLj_zm9bY)E@E2PTBJzCg8wezEb0O!n>| zcpyXRhwx}4r*8+}0{lme{{r;r7d!n=@z%_L8}O5PeWz8TE|4W{@|d(Q?;gF?DYHLtr;Hz{v5`i zBhm5jzm3AT0DmIm&rOIwD+=EReA~B*e|k&5*!-L4ok)H;$D=)G{9U|JDmH!sVnpO0 z_-@Bb^*>S~Q%CwA{!#rG)gN&A72q|OUkmX0k@$_tS}W$N+L?-7-L8}J`6UYGyUixj0K`10N;7yDn6el8}E3 z@S6Pe@*ABzz76;@)6xHvF9%3FTiECI2?ywfdvWul$0f<)8C2 z?DyyNb$ns+_z>_XrXl|p;P<8>zc%34r-9GG6vAxA+vz_-z>klVU(Y`zE&mqar$^$u zC68|dej($#s#N2&-_h+)4kno}4SWmm{TQE{kpJ$8VQzogfWL(Cy8iy` zd_^gV_9q8DdQl|)(C?GRhk&nOd{>1^N&YRs_hq~t`L_YzH4S{u&(Z#MQvI(j{Re&r z<8}Fed|uM>YXN?LBz|-9_%`4>rXl|vO!DsH^zFz$1pMkW@GZd4WPDyi{mDX%2>l0s zYNY(0V@o<2{r?5l%_H%1lE;UDU&;8c3Hgt1e_DXo@^44}ZNT5a>D$5Qz@#0<_-+aL z|L-XIhk*Z6r2OvTkx&xyZvnnA5`Saz_%`6n7;i`ZIlsic(TukvzYy@hNdw;k{Gnr2 z`;)5t&*btl%=dqTM^W?rE1CWWm@A`Sr~YTFe`1x-JBWyCM&rW@{9SjV;!nrVOAfCR ziFQxMvJ(x}&qOyv{y_F4W6ptXNAF|({+{5yhFdcwL(;h;SJCU=L;3&5{v-UnoWn;r zyrjR1_bA4z#K*zD%5QNgKQvJJ7xq#9Eu60>Fik-5o7w+!FBSgVAmu+eMEUm(R{lx7 zm46n~Z@{vc%r_=@$q%u={~Cu3&tpE=60e(S4A=m;D|nND3FTKj~r> zp3nYr*pT$TjQty7Q&IR5^sVH-3LAs`tJ&YiazCEqPvv-?(^b6lxID*PsrdD9*w6lz z?05K+df(bd`2z)D^p&wuQz zp6_74s7QsI*k5p>3eP^M@-c(sO=SOqE7beZ?DyvQPL5y3=@qlTisPMFtZ+R}R{p|6 zihg&F*OmQ^C#m-*^ZQeJtMK&yQvRzP-pk?bS?c-aoWCjERQS^0D*s@<@&n9&bAbwH zouT|yj9>P16+Zr4<$ttS@fY}9`4dq3RQ^x*P<}2yZ)N@ak^S>n4-c~59na-Fg7siO z>+ww1(*XOOvCvQSCvy0D_V3{5Hx5?mzRCGq$oZJWa-C43-haUU$*f0Lvm83I9_{^w zinsRy?uF5}nK*_Vqx5{t) zQu&kiDgWB9lz;wy|gYSqFcm%=dV?G z57+DNT;ES-fADFF&ZQhraJXr*YPV;yKac&z?5|*dE&H3<-^Tt8Ts}q2XBFpTTQ8N~ zdVYQ#w=bn!|F&{_vV-gEI4-v@xZEZjRQW0WRQcOkPHT6o@D#4UoA;>juJ4rJo5MSq zzc1LogzN3RpDDf$^79V&sQjPE{^{&@Wq%mQ-}k+uznGr{r)^w6uH}B>e3n-Z``n8_(HH-Z} z4^ec7vtP;2FK53Cmrq~zcXEHalKq?b`CRtL^7CuiKcDmKI98=In(OBr4u`mX?8fcN zX@VSVw}$y%&Hg6lV-NeYxW8N3SIK2YiSpan zAA6h%uXtbOV|oV_Uhh=?Cf3t@mg^e!FXeKb$Mt0=`#b(y;W~9x{ta9&&SU-ffc=H6 zCs(sRo!>>p-^cAp6SwQDIlPI(W$a(jruZHIneu0`zpWFe%l=`edm_tg1=}f$G3p`v zVJrLdxm{k%{(0O!Okw^{Vca>KPH*;S@bhAB7p`T$lKndNZ(x5M`;*w8#{Mk!7qGvC z{Z;J0%6=>RJJ{dN{(klkv)_@&FMHU|*v$SmZfDNpc4#}>4`*umXMH@M^`(gG@$TO$ zxt?*n@;k6S)x_<}pMI^LFXr}Euz!gCOPS6itWT#fy;nH>)482r#Qo$_e*QJLj~iLv zK4SjrnBRkcQ0eA#`w|$a!l!XNvzXHfFug2pcW&fP-zhSyJvVNC#R&)Z4pU!mm za{Vag^g46?Co#Roa}}6Kon@MF0h+06M~$hZki_s|6@ULMmaVZOS4uj=P=Zs&XP^YKjoT&8~( z^ShV%zkvBXe3GKOm-~_9`TbOG7x%LM7c$?gxxSyr0QV4 zPvLrZ=E;ix6WHF~%=M)kr`J40@%K5uFJgJG=6EL#R`0v8|2@b1dvEppIxRla@iQM? zIQ?$yU&MYs`}4T|H*kC1o1YKjbY}HY^tYa){3V>u^&CEn?d-vf8^-=kjC-2noy+yS zfaU*CH$^Xt`Tr%?r)JiN@7UkOa(m0A;`itAOAEK-S916!u3sVUzux;V75`3t{y6L1 zN!*T=b9(u#zrW(=i@04m?s$dY!T95upOyUnS*BOX{Z3e ze;)f;>|eruKlY2*zlQw^_G{Q5&Hh;SC$c}4{bu&(v){u0O7_>Y|0es}+26(fKK2i> z?`%@}Ihp-4*guQ?3)t_${^jfsWWSXC>)0Q`et`WO*?*bmO^UBn`m2@Gks}$s{0PwQ znPxI{vfxnQb_ziGWgtWWzwymF4&XUHF4;~*h!FjqOLO$Zg#2N~R0al6=zlpt|I2j$ z03Yi#>Ngu6;T99W%Q^4}1yG%ER|C$aQsAFP<`Kq^QXL1M&=*mh2RVTLMuj(>|fyN-s7?R5dKS~ z-E&V+RGKNUjsp`Z(DOtgHfhm@qc#5wfo=3=<;f^Jrx23b{+}xX#}Mh0@S4*6ilSY~ zfivk%4>%e(q+^Az;~}~X_4^Fe_Tg_A(iA6vKZ^Ps11Ju zT3tAw-hPZf!okc`=@_ZzP|egI{EY+K;fohJfbLf{E@#m{^aD3`ap%qiK7hZ?8F1>s z(u4SWfdU`H(K(?EH{)Rq{&o}N)IQVO4HOU&O4bD?i+qcrSGawrh_V&Qg-=+^=Cw<2 zetRu^@mCJe{}OvWe8L9tCmSjwi(USRht!gn)7#PbGrjG@4~EfOs^Z4Cy)ya1$Mkj( z2U;oM<-ki6(8}@%1*q~HD{+_K;Xw=jB$3Fbq07a1LunS`Px43s`Gb5V^YnlOAg;on z@og`XJU#doiS%X;kemfo7ge|q|eDv1nTKc z9}ZMdU@iylr@$HxjHdvd`M4dvB(Mrk=%M@}homF)_dkEf6a7VRPO}hn#C06_69p!4 zfEW>9a-e|%4md=hi~^H5fPbYL_PQKCy~P+9I}SKN?YpSsz&jLpjsw)q%4XcCEdTRA z{B{bx)k@}O3f#$W>L@Uq18xee;ec#)F2ob!VgbFG3+F8O@@Ei*CXz&cm$QK+Y8McN zUL2tR)$fQHlF{pN{NGP|LOmP>x^uX{7(*vL9;l(xD%LDl5GW@jw;TQ&o-pb$m2)OVc zog))jaC9ER#C5u1?TQp-7wU`&Iv9V#!vXpqzat_y1Z61!UqACj4&^K^Hj{ z5d~)9Pqsc3xQhbg@u$C8$^m*o1<@`<&ZUZ}bE4&jidFPCzCn8biTWQ2{68vz8ICiJ z%6=sRr{M1e^tiGPQeZv>s18!#UJC5yz>O5ZWS4v+zg{$u1BLYFZyd;@0QFczpeqI5 z;iT>ma}>X>{Q#Maka>8Y;{71!5z2iKN+s=cDI*_0I&LIq@3CmOG&oKetM zQzvsz|3i)xs2EdSfna@^yUbUE_@a@oFd%^lDxN%F&=V~8`Ftp_$x29g6s+@^M^B`Lp2r|7F~Pp|{yHeB zREkKlnToymaU_|7nxHojN;>TcOZKloU;}9OqV66naOwiqHTA`xOj!S<0(NWkqRizdBcy<=gzqioV`zZ^#?# zJ#iMNGrdq=z7C1dweY3(s%hxlCwq|7idQYGNycHWN)R1~)NRzQebR)k#b!rd{>!mTPR__h? ztV|s*bv2qoj2H$Q*~PtvWDoa-be*FIx#iVfPe9K#J<3Czt7-!kuBswUd+Bk{Q2}4b z+j|Ttt;LH0p6W`=7Z#)p87ImSJo-lK9EPQm*}VjfC3=P%ycIHjUCQv9dTE4Y*LX*{J=N9d6hpOv z0vpze%az%^!pkJkalmNco~*E))5)vw!aS)RQ-CB~u7;vgwockRoqRnr{-QxgNoGCE zYip31`tlIvW}wWG%u?UFp)kF;ZD?l!qMR}b2N|uy;8Ak;osi!N_NP0=hHqtt&N^F`}g{wkUl2S<7nyE4> za@D}%K}abT1&+X{j83X7Vp&o>+!!!nYSUZc_Iv$h^_6i=rylMh?z&KToNO?UQzMiI zLY|5W8$w5uG$3X;~81 zT{OtfP`f15qrqEF19cddSR7F1WuMFf8g;u|#UR?yckV)Xd)DCeOrJlATdAy$dD zr`#a1lDz1_w%=D!)PBjhs5C5cqSjb4b1Qt6mEM52rrfKf51w4^k^#|d)p*ev+Tn|| z!&-G*Wu!B)*vn*{>I)UZ6FQwj@J zPt8!X+GE}?-|rdi4q{$4TrROw2+yme27_&pN-}W_GOKxwcBF09F}5e~WKXBWZX(I0 zW`0C=l7kFIof@U6o-%n-Rx-BFm=(1&n6t2DlFylyF_R=Z!Vs}3j|eJpY=vq}=#g=Z&4T{5-HC$(nENLs&dMCpg z>apS^C+XN)!qmW9NF?7#DAV27``3D}-2GEfg%JRTzL`BSGQ`TOyR;If_b@rwP^sC{Jq%H3;wCYR=CpKUfyOvwg(fDD!fFP|3xgixsGQU#4h1WX zNu3G`I7JZE7M}mgh7@9<{k07k<>^C9J0<0cXmm*)?LpSqq*~C_3)&+6T-J3xV^zi2 zKH!R=n5VB|>G9&VUf#b_>!s~$E2MHykwT3(T?)nqKXLk2x~FnsY8evb!itK@Nh(yJ z!76D}^PeDTfKteDgvu)(P0f0|%9&g?qEs{qScIxYD{AUA%#y=yAawOw zFQ4o6*M-IyyLD|U&`xtt{i^Jkvq+gnc*{q+tGzWY?03<&MWSVFj|6he^8@We)M6MM zCaiZUy6uom9-~k(8IOu-$xXi2EusI$#%|tP0b3?wYX#bW%&dhCZxo7QFCx!P>7|wF z?nPU*DB$we7*)Zo1x?-n6 zFs}I8C1F^R1PQ&KM34?YkBE;QPMI{Gfqmw|8iuw8L8P!07v7YN2Nu%Rs+iR*pJBN# zb+DPs_$gadBGX!W!qhDZq{0CyUn<$9_({``=<^H>ZKpd80%LTX1{&{b4aRg$eW zaj{S|U#BNSJMr{BJ|2R%!pe3&$%JT1FT7D#<_HWX$`qlnwK$}9P$wmad~-rFPx`*^ zSec@+ZOloG7$BpfTNk2H(I^HC=ejX&8rT*LF6-_ZT$YI@KdT3Ak*@W-J>})zU{D_x zxI>=dE}YL%7;1%F*mGPoi1zj6xx-Unk~Q$Jerj@bYdr`iy0YqiqlYAAJwC)_L&$)qWVa3bNBTOxHcTO!+SswfkRpw$Os zl{3!}+3Dk`^<|@%xz(Evz2P`oshHcFc1(pvgW*~Y!y{MU6xF`vlBj~VU!Kg>y8Y;y z8v`?4UAIX|{t71>-0kt3Ek zW}LW9lQ?Wy0355r?E3!KYrDu+?1{eug`! z7_+tLbBDNb_DC8kXq~XXqOq&q+QtH*gLPwL9k#`o_ZNVp7!a_7aYGUeNlP&i1Af2J z2+P$+)g!zfocbmECSW>HCHc}$Q>aMhI?;oBv|9aeH`*CHeHcca#?w~CP=JUgza5hb zZ-}LCvq2`N5809Dc1$X~Q<_pS7^Ur*hQ5)+xCGF?`7mzK&cz085}YnM(~kXE>4vLV zWKn0Ks7=kfrECm%qfoGF=bYLzE5;Jb z50@BC#mWXp=Byn`j3$U8t5F^bC~+elUlSzVaCvYC1IlTZhooy1f4cQu5;RJinsrq_ zR~(N15{FC8}XCpGGbJiF1r!rz=yWU8wwUrTG2pl z4>{&RyXym;k=`+w(Dc{gxJW_t0+?yyKNbv&p4FI5)%Oyrw#~dcLD=xbDXK#G$Wgd0 zCE2-I*n&oMyct?bsJL`_>AC4m!+#*alBwBaNxDB(XUHEvQw~ z5|2srV<|Fem4XdMRSOhTc<9hmut1i!mOduEfLMuYEy==Z!iIb?m8Pc z-5KU@(xR19Nw=yMgFRhfY0=9q^A7jbv=?_heDcOLx@kgg1VQ#2TrL^1uEi+$GQ%!} zGzD#%<4Q{`rb%IqQgq!+tN_w1j$}XkgRkF{UEe<}w#YOM_nR9=sUMIL5tE ziflVYUHy9K`;bWetW^&w$L*K!KD<39teCc$vs6yo)GQU$mrx(kjK^w@k^^h1mlNIo zBu5~oo+Ss@i#S^ru}`)y)&&d;A#MTVy;T7x#|L_|u%W6|zT}{$g)|A(x(t15y>6?b z`JgTZ+wSEmKW)0VEWgw!SeHSHG;G!G)Y6C+a%y;!q+{MDg?6lISPt{BM_!|q^gsoQXUTUdG#hKy-D8{03| z=B~;|F}m~w3CK(kGg>aJIYHxWG5-LV%!}2wMO208jKdd$TBg+!F@h4a&78i%v_k- z_Vze>5UHThDVobQ7kj%TM2aoDXSXMWOIL6Uw{g7KE=d?v3)?ZFHK77+aoKqNsnwxj z@Per!Z1XkM&Gz6bLM7XSWR$A53sLh`#o@CecBb{nJ|s;t==;$2E^bpbX%7ilRxW)8 zhO#90yjdu+p-0mgiN>j|#qx@Mx2LX-sz7)PM@(1`G=Fq^ND@&k1ro(aa=FAU(cu(z zW2jxv>Co9~RZB5y3Lnxb#CkI}MD^0o@Sr`4(LqDQV)gw4U}Cz9X|}9!n)<>3)cEM+ z!^kU&fY!_PhW%)zsJ4MeY=l30iPhEXd()!#mY@`la(>AQsK6!k+WxqI2M^)deA=>F zfK_H`|C#FC(J6o!DVyr?(MdT6ayOjSKxZ1Rrl^%x10g7bxeGmdoXHP_xXWtmr7dBp z6ERwcV&j36qr;%lj8|tn(1wLek{-z(@+j9Fve3DW#o_{;lrvyDbT~FbsN}aZ{N3KZfOtfbPl?R<(}P?1$J?Tkc??D`}zvTKJ_Qybm2OM=w8`fCk0<;1aV+9kobLrRo? z;-)TbHWCjje>y&RW)ze3ahHdGI)-FN@RMmocx0qT*S%61U8k)GF;f4Dn#-7@Y&s}o zJ<5g}Bst1XTQ!gU zR&bc8X)-Qr9=%>UKL4p%8A;?wP9h(5TO*CBhIDIB+S3hbGeF0`4f7o%d^I833rlyn z(xgYCLi%YMnPewM(v?OklOyS-mHY%r+9@ToGwUa5p;MTyNjKA`Nt3XVp(cNSqRgf{ zZIiAH(x19XmxGk1Z`vcV*i$$^Ntw69G*0?bFioZWTU5V2rgPGjLvm9(>86t0I3>jk z6Rl=(e3--Ond}@6b_vHA6qNK&ehw#9uA`=G^tVnF%_uVYx(s0!(sVBGr5+ zGYt{D#Yt|2kSb3}%{m+vosKifAj`&bis9%LPV5mmaf8JJtHah{C+@%w?~|HONVU}B zF`HWVmIV9BO&+9}g*4_0Qca1fond5d7?dBCDwUPaOaK(-s4$i6z&}OVrZUb?k#zFI z`VTIqA|=-{k)g@TDjo>Y2*e2tdtcHe!JARW+c>?9YEWiQvKwg%rLs4oxMy4qNsXKW}cb<;$PcJ@~i zc31kUt8t+aJ_Vy6`ts9}HRIVwix1x8kuT^DmV2r_fr3)R$N5NQgp`KAc8~KeNDar0 zweKw;NdP?+6*!+3tgW<_8TwKL-DIqKY*5T{yZ!WqLMcx}He7v6%d5?A%d0Cwm340Q zMMgQv5OEzDm`_X>cPeR{&@Ga$qC1zg>$25*eB{G|y(luKXpv-07qWTe^=kAH6i6P@ zhm^sRG1aK(xFJz5U_{hVIi|d1%MWtsm&Iub$cxs@^mB~&!+Ek2@)I3DDTeU zQt_l*r7)uCnzU9^Lw92J%F2zDiS>18vdST2dPd@0u@==LYT!t&v#9~{jKp07@?)`; zm=5rcF89{qD312wSX-x|qjg!Hjt2W^0R?~43D-F#PF^nq3l)*albI&>H`%DHW(|wV z8H8giPbhXih$yxO@8% z^;1WD<%L+I3;ejC5hVRV9H7cWz|8 zjNkXFMcW(a&W~Ynwm?B0NEas@=QHw2h(6U;O zvnhDoNEn0b@GvX#Vy}37;{bVLdRAo?N3t*h6VpWL#32z||K%y^SPdO6Y>SbyFJ5Y~ zVR37F6fED(AH=gaJfmTz)DPt$Yi>tKY!Nb!tu<6DVt4D)?;)JtRN zBm3z>Ff6&%9>|`1sDA5pNyv~Ik}8kvB2q~T*Nu{33`ym=hw68eL?uNt{OUTjWb%Ql zbR&r8f;g-YwzWKkFoz;1Lc(ur;=C-cje4n3_5RhKt?DYn#6^@1j)E~r9<=cZ>degY z5gz^XQ{}YqQ0^jlY`a8W%Sb~iI+-0F6@p$>aTPw^qtcGL!cB)6q*miS3i;CqytT#g z%A__BCH4}%z;NM7OyMLW8Bz_CblQWULD=m=PTMJ1;VEhm%?Ej8aYPL*Dym~VB%Se8 z`-a!hoS8cm1+4M-qo0kke1;Tc^{E-cms=_?ki}JQ}0&(W5gnGqW%~=_{A*QO)q!C8>WSTLjkIr;;lZqFeGrU~?K|aB*U2 zj3TquKA9fX-kRZ|5sJ_wJ0Z2`|Oj-FZa}W%6*!Y z4%(-rZu=5}X(ub?kRt) z(LSV2$}cO?R{M0+Nl2Gp=jj96wDS0-Qo1=0ZG>$)P?@1Dpnd5OAp>%dG<-$iV48$T zK4e0RKw}rX8i{=AQl5|w71_5;woO5+ThnY)@RaB!)SM0xuAB4Hp`nX(k!>nk^S{hC zg}T97f3_+e8hT#Vr$a?H39Ejqsi{6+oKt{hIjucjb(VaO-T@73XhfiP6qatVYD3pf zO8r`|M+ncnU~Gq3SZ_@z#>p1hrdi;8H5!h_Az^wn8+kEY<6d6tJy| zI=f3SS1#odpN<+mTI7X^VfrG@z!F^m@+(J{lveY(WbeB@LAux29SGIX!+Gjq`DhPr zRrZedg(O$!l5Ao7d(^d6?s8A4d<4B&7Jh>p%fioBg`W?vmy4I>f35cgq^Yz%@?F4N z?ZtKnqPIExF5s1_M^CqgpBgGwAb@F+8t*7v+6Hi%fK<4eB425c?k=S@1y+T}yH$e-?&}0f}0+~jEN@>GU%w`$%)>cwro(xo0 zE|NiPd6#;!Ooqskq<5=is4jrx=@PnLh3i$^%~~i(akt74tW#;MHvWs zy(1~&J{bymt0mh9DWs*|_ixGKaBpL&0e>II_YQpinb~ z!o1FtL9mMH4SKzZ!;;x$6bROYW3Q4A!r}EYj4dKHGUJx9o*tnzsFZ2?mt;{@Q;9|c+2ZUUbp%zx%mAx;=&FT`}mTO zs4NuYo!KKozH;$wr<@U`wFO1xRbpkQOz~2uJhAVze6ir?J;jGV$FLnE_y;>@iK%(w zWRJKrqgK3_VKtrgZAOl0IVM|tdQ7I+e~w|!PdssbdrW1BgI-KOiEoC7r#i)h0ey{4 ze0@`vm^0Op)FR)C*BnP>TI%z69HN8eJm889>&e5Lof*!FzY?N@o|MGo;*hDS_{PMXJj~MoGFAeYJqv@F>1Z`vSIoQ9A=kIXmUWH{=Z^%6TrU5h zV^X^T#P0hY_z1jt8GY#!j>MZ2#A}O?_MBfs#+!aEL`HG1A!5$4Su98Qu&do-&j*f7 zL%5>cQ$E5A!vS}F1nI(4Y_kv>K5~d-rJeTavC>xm;#ds8y&k%F_3LA^QN3MN;^47) z_~)wHK!ppltm21bdyWcVlZF`E3D#_tXz7&U+(wMt@f$cFk+b~2;T-M?zI4=Mod$TS zDD(&YkyqZ5a2IJ)h@!4fP8>-!YOp~EKb=RTi z@dSnk$*!5zS7cPzdMXBZA^p1Q*fXmZHjA<~Tt(R=^f!(tF1F>mkx)ZWw%htrhp%W* zRXnpJ4sCpE5_9^P=yX^6P+B3+aIxi*4AFWHD&;V5z*h|$q(baF-t8VH@Wur6Z`T4PJ%0(ArTL ze}C`F3ZgoA3q5}C5KkQxXK#Ojw%G4SZ`zAe@f8(`1t%)p;96{c6bt);QUx|<5(tQi z{Y8gzvGha~%(VU)&JQm@mFgoVp43;&J}EO(tT-t@==0Z8o^dQb<;hl;n1Ze+3+YTh zi9Xx)@JShB+=WoEZQUVFdcIgbUyA38a`1dXF48Xw)RtqvWj|jvarom&vWrHC=?MiP zj9X6jmDLAvRl2XiOO<89$rYyXT_wCTkNnT+gD zwxDSIS&sfxGS67eopo3x~0)6~-<<)XB5ZjYpJtLB>98A)aJfEY6zJ&BfJatO32Zn^$*jXH-y*_+O zZi6QfByGC+)I9v#k3M@z6?egq%v|s2I`ks)k}mRKmXXe!{FAlHoi^dAp++ zC0v5~f^~x%P+?}DDx(EC-U{fQ6vk7h_7U&pp$DM&eRSO&Mt773#RsPv6u%_o351~c z-?*fF8^pd-C5dlN&2Y{uMw+jJhLcQ5tQ4UA6!T6SUQ5jSf+Jkw!_%bw+XsVR@HxJJ zP^<&UcRk`}WMh~Dk$u@Y zX9O z{Y8fJKn?KY>rg{`i2F{@5sOckDf`6c)5Gcc#J1D(ka7uqFQh>{U(hpDi}sR(FBN3= zpbtvb^{S|<4~7bAD!ijzMGZ*j6=boYTCPwxh$l`*5sXAJH;4_VXE;AVnjI>9e#*_- z(`6=o;%&UxUk8pR{uRzla+(5g?g%0>vLrq~9sQSh>LMvRNW7@Qa9wPiJd3%%ltNzc z%M52@2o&2wLUhEU>W{ySw`E0qaUC|Y-BX9kePmR&`224@`14Yj)d&SVz7XaZV7vWu zBC21WKlJURcFv~44T;uK?EM?pPPJ zw&x4mUohK*?P+4{f18yiF%DY{fonNCx$lgMSr>|qXagI>*sij5yRECH8`vH6hMRR` zi(CJuYCC>5_Xkg|*jJX}e1{~w9}+$$Q#TW2YtQDQnDyIS!ypBlTkG8Ap=utU+_uZn z!|)dKpCQc3ggpHE!A~4HhS!*{q2Ud`d~&xV-|&*Le)p&{j_}f_&W9e@* zoRda@-}$339g!*Koh9EsdA5AJgsRuZT1|vlp_xC~!7^Ml*`c4xTQNCtJ!_eQ8n)w6 zs%+mp1`9m0p79rN#PqY<;j1FEC(Bxz_^Uq4r%?5s_LyargwD42=c1l_Of?(#&q=Pq zKwByH&VzK*`;N)GZ)h#S{Ig{NPam4$TubHt5z1ZFm`Bc$HD=B^dfiC*i{`KSG*v;T z`j(G19I+x97&!a5Z`jdXf*!Q-egL);0E$uE9fQ@MxEmpOc+2o~@d6x!l37%a#~YgDFRIiK@;=r6fq z@pYKqp=f&$4K330Kgg<`1*q_Z5&&V}qtuL>BPh>(tSD%W*Mw7}%MNkvoaeBu*V5oS1|v!lc{~S~TN%J2}XolPQPk z+z_IKp3PQc{sQ@_Q5oljY$HcDnGur*WH@j6KeWH~SnG2IJVCFtPLP6O-b6kUyEDTH z1|c36&A0(h=ksG7OoAsC?#QaF=!?-QO>>H`vz^Yn#vz7N=1R{)R0^MDsa$F$@=11s zHxTsI)-ctB{S6#&@;~->I-eMiX3aTk0x=FghouXw1;)z)gk^3QBjAk*9x*~_>QN@fuiDUYSPjX5J6uWx$brFjxNGB_g9&X|KUy zax{Iiu*c9MSD{@K{DYX{9J zi+O!%5`p)ax*OEmVR+g*YT|fu9*Oo}mpH{sGKFlCaYfm1caX;8v?rma-d~0fKZ^}{ z-4S(IufbQkiUwa<(yO>Xq*y4X^>K=Yv#6wAlkQfyYU1>>JZe9`%5#bXv+4b6ShFId zu(rl9=k{cNWJ|N8KhNOR*OV95`(<_Bg=w%p;@SMZ;;no|dtE-!ehs=ZX%5kT6|Q>o zp?vcR-i)71Z&pfo+B{0Tz$eD{yaMxDJ+Jbi0H*YGicRQ!o#OTdJl1mE5N{fKoj8M3yQfB~xfOD|QkqpB_X_A=GNk>neyK;Z}Eb^Q~B{RS>tU%9a5zS<}LdFfwD zO3~yMh;MsCg~gsriyA=l2J!x7;+PTgzjc>|r2pDwiuzlZQMPXo?_Or7rkbBRw+?4#!L4tS`&BEsYqpa6%}yf=l7rr14kQD;(_w%peAU}2UjK|z zTfUdvx4s~qxxz2T_fgHzM6@^G9HLiqzbE%FT&l4)GmUnwZ=p?aF>SP+(bp;7K1`gv zGA;w|)(PZ(b$bT5>LZr*?JM3y??#hWYo!sq5%HH#q&U0bsy83VH@om=>Rt3^7F^7n zd&}yFyTmOnKkdtread|FDLyd?#9n;Yfi6tOo;Havo8XEJtVNbzSp(CrqQr-V$};hu zix(y_Sw)5ypi}x|4^ZGLUj>df$kirjotWLckRtjAaj2hKJ1WB|fQAN_XzY)jW8Ppn ztw1d5?|1uYdCw&t+KaqypF*tcY9ja0edPW)mE4KM}X(;gsq#e?K-m+nsK z?t_a}S*+0M2H*$%-5LktQA*{oj5&1%VHZhvg>+ZXq$dZZyZd4Ke`7PbEsv5r?n$Do zO?Z@y@dw5819+;#EraW5b+C_EH=wWh5X+dP4sQ=2Yv7*)kkBF`vI4Gp^QCKH}DbzT#1=w`57F-d}*LQ&4gb6*$EQGTt3eX%wEqy9TioZ(8uoDfURWc`^O} z#na^OZb4iuNq-2M-xu^0_YKSxy9aXm68#O(bCy!vy>Qi=+XoWey9YYO;$`%vaXG!g zH+U<3!|MZH7kcaPq$tEd<&07MM*|yhJ&+pdpqaE>(((Cj5Oan=kDrr?nMOwnBc>1P z$z~STP7CX?;K+-mi-DW}Ja8FB;v3o}Yqj9xE*ONQ%`?*W&P4~`yn$@DU@l{H6Q z^{prQ@mPmX(gIDNnVV%82=P?^5K0X(ig7=MInuPr4ySX)3sfxIrF&>C{XcO%xvO6# zciJYn&Pi`TQcl_=t8EsNHU8dt@9gABU(ve9aBULbG$QW1f~Q+vE|LxShN4`tv6yFB-ny!1 z9rlIFJAJU>AM*oW4$l;gccYNzzeP-~mF^v_I@_NV$&76XI-RTW)al$I-Dz*@F>b#? z#yA{uIyd8~)47-49V6#hR$L)@SbYWV`Uuh@u3xMwmYeg}7H5iSe{(wLyhD)HaK&*F z(o!rT%Zm-1iUq@QLaKZu1pUJB{JPpYl>w|?4%cURmXF~)t{Rgm4vfJyKx&aQ(16Qt zJayPrt3ZCSV-~VIehZ~LOS+S{(*HBwr7UTm#r>#Q+o1L7aA+{S!|shErL=X>)`U!v z+-a?CsG|T%46~c~$_ zh}TA9)?6Me^;XcPU)-8ysNG*qqc+V}ZLrLe_+nW55rbkP%UI5P`)}wlGYhCJRjHsA zDRqkh&iDL}bFWZ{eGa85gXkliI-yQ+>h)VzNc8V;zM(>ZY)xz9*< zKin8nUUYRlnJ#?55m^YWtJ_)3t$%4hF{`WZV1E2fWK@v3^~GQ6XpchMU$i$LqQ#i< zPZG^+=`MkbHBa&RHCf?)13f?OywvJYxCc4-zvfM>x!Q@`X_Z>75HlFTtE;c_35g8GjSbUCT=j!*P`H}h)Pd=b;w;)5bl@!F1m6Mr#?XL zmNgb!ulrx(db)=y7IAHDC($y{{{NMgWP{u3oV*>`h!Vh*>xk4XWd;GvxlRgT!F5jO zLSP^UiPT#8-Pa{^6Dw|n5icOsFDz5NU7q0CjH%cT;7>g1Mm}Pk780LQE9Vo>y3uuk z;Dq;xrPb2iE#0Oa^kkKEcfqx`NyOdP!~76yq6|mzz7HnUpQUv_Fr_AYW ze4m5{5goNVKbkyr$A{Qaj-Hhgv)c0G5*t0l{CIDqRVD7JimwE;mE~I;0!EXt7)k6$ z5>SN?VkY!V871^mbV94EM20S!9c5BQc9y~PHJah8L#@%Qsh%!S#nb{l>Y-nmZJlxVB8)n{q@$nGVhN4r{L z&hUI3Es)oLg6-z14qWOAEgIo1A4%uJTyjEm`~Bd2rQ~L4m3Ve|F(ywpfaQAaAfUYh%@6;db?{6xr;v|cPm_xfvzd?kRiH@RPT0q(U<(4F3(SN z*t*+@FN}$}{IpbER@1x{qPcx9{G)QwxKR11eEGv)$) zP{y79g~Y)XaeETl-m;=fs^WHx*4~r=rG6mzPL)jJBfQxs2~PQv$gY&`cDUjFmLt7m zu-C$02OFJfr+7OubM`8#Zv~ICo;%0wjV~u9KMh=0;){BmEfcw2) zW^_F^W>w(mOQ3d40luy0a>+ZlzS`i(>|WvJ;Q;1jaBq`ee7nJsuRo&sV=-Z?qo=gr z4;3zs_{0#R*Pa@43w~vYh%Yl<>uxPnyGBPJyXW0XX%^YXhwpM24z&(bn0Iaey@wLdTPhO57a~PTg{)y{%&ZU$qY+m10Ov zN7HfIHGr1$z5w;UCJo7jSa;B7xglCinm>3Gt*@GPx+Q=v2m6_)KzQ?zZ>MvObU%>p z!mmjZMPf(5PF7V>H(?`_ElG(-gSv#omQgTOAvd~?4WkE0jBXkeFJlL~d?I#I4px9) zwDZy(+Xmj9QiM$*DbPJr45~;~LDs5iQL5MzGMo7t$W0;=q)lr=C2sk(z?eqqzA154 zjZE)-Ax+f|V47z-Xv3WRhTJJ|g{n1&>LsgN?lrJVsxDcb9mQ%MSe+kLYnsdrKo7mv zP-7!W@ip<&sroOZ)G3#DHK5MChiwvZsy`Va&o*cod7;7STrRWFd;mnCyYDtg{$Cy? z1;1fbr0y;p6+?I57!{?vnaJE7_eJXNNB3*G`@$%xyIY!&iN#1ChKqFfNO#${lr5@P zq#g?#|CXUVN;;`t}EjLsV)Gdh*n-3N9t zwQ-Q#ZPH!+9sR#gx-$<^F(9`1aE#xNiv9XTN2a*@5m3T#2FD@xjcE{%KLI)mD5jHk zzl)7GWML3rjWafKcCTO{#>=h-^~uIpCQ5eo2~XMn4HVlZ$-S*OUZX3S-(Sf77NTi9EQTISCvdA`Ux{(6liz-(BPvul$V|mz@;N zN#fQ5R7@;8y-rgb-;+4zH9Fx=xS8BJ(ruCMYPi@3p`G_I-!3a=+$b+o)~7v+#N8Id zZ7N_~>sE)0zZ%3#H_~YBr8~gz-ng_6M$!I`4m(FoK$vJhd=t_BVLWKxF_!q&>fJwY zN@n;(jn0QRK^DNmNR#fYTj>ARaiG?zXporJ=qMJq-0Z*!y3c5pBFXm0t^(!~?7 z4vq< zJ#z693E#u}43>MHKTvsKiEHo8DKHvNe9B};vKKzj$9|{|gTx^!a^P(M8Ub304QH&NQx@x?4V+&G;n4elje({-#FgS9`7w=I`#JA&7hx;V^ zeedLm$`7FKm;n*&B@tMbl&K|r=Qb)4)1z5;MoHfEelcTZ)Jl zw-oW7O7ZzSP>QL1r9BCvvJ?+L3_(q!>}N!l(2N8nv}Cfws*0LQ@xJFlekaH~on!AL z8QU6&B=xC;rzTRj2Kt$CKdJyD>ZOTbsu}FSc$V%K>3%2O2@~o0q`S!72Uj?0`C;{4 z_Ig4L8)jj~;ll;gUWe;ygx&Js^Vn;s&ln)RhGN(iMJV@alZ*rCs)1tmB=g8yMy$f! z2ulrPZ+hq#w=F|9Z=OUMnFp6lNNE`|Z5~6kPJ-CNDe}`>9szdF-3AmZGsjk;+bPxu z6f48Rprd(790)VprgHGCS*H`}02?h)OEVOQ<)|esP+!AxH5k8eWwpKvQW#6RxSDN! z6ucaoOu5~554mkq$Q^qxxwkiwJ59QcQ|bT3_mjI_x`(7Ydm24i4Hw7aaqc@5bFkQW zj|28&J!WudsYbl=G*W&|qTeTUM*Q<{)Kcxc$HCSw?B%#sm13`c$YK1}{Zg6(-Y?Tz z@IYd27fvy8yKV*0OM!DbUy<&1=}w(al;oIb>lB9^A}#m_Vz%NrDuQ$$dyxL$DBUg6 z{S+?73%DWPiv9TmNcgZ!V9AWc8N9p6l)?9&0s2MYoX)o-IzD@7 zV8t6vCILUO4it7t3e68u`r7O{*5BkFny0ZdTghtNeM(m27XY#Yk)eaqeR3xK{|;P^ zxsYQ%Mx(cR57Tp;SqQ1?B4~F8=5;>2&tVu)(ldP6#xJH%1!RqcXhSn^Ttphm$>r*^o8YOY%>&t<_FZ^a^3^7eWUN`p-h%iJF(0X z{;GoS#7Pwc{1X%Wd4j(QI0{x0!3Y`yXYBf$?l632TTFit@m9|xF6DK5?y}l?IlzwY zfY7+aSf!QUTyJ{Nfg3Jy6^^CtO326_4Fpxs@Z;-XqE#}X?kKj@#iI{LnT}!|j)Ty|NsRo6XJ$C$ddG@~9CBji6>3Ch&L=7L zqB#)B9Pq`kmBrQ>4$P~}o`)#Q5CvkVh}Jwk@Q~zbTXQr|-{Y`|p*WX3WYmT?sF~XP zI8h(JfZWA!X&z4%>duEuh5GqS#Gdd3#Yj}B(8m};kcEmvMOK9>4Oy!q1vyoucWed= z(lVu9(uE|xIHmK}!>UwXSf@(qWom(U5-PHEuq=4sVJe-Kk0Z*D zh=P9oNg_|0vDBgzw$8OQQ^h9QK^m^BtL`PWiVU%ZGI2uJzW6y;NjvJp|xS4g)_ zx(lBo5KY+QauKap#N5_%kKp`j34JFK+sL%F(r<{y`o%zWG?{;7`pujbVfrna<&gdJ zQ%|Tq=fI0*Q;@ofH`W=dN{b^!zzI5M%tJ{J|h)NetHBMSdJ23p@OJZ)X zLbee8j%Ubifh(NG6{=iJP*bZ(W@`^JTbbmWkD3{jZxPck9-nWRA1A1W6g!qV^2N8r z^JK=@t^}>+%Rwb_7qF|m zTD(8oQaSME$kSA>@z1?Dq}-u^=J}}0q1N72jDtX#-79?ox-X5s)mDtLnV9mJgEpPO z?EQgktd-9b=MjxdFSmH+F;d_C)VOR$6fERRcgG79Jx(3@@-bCMjywzG>{S$7Yb@@W zV`?mB(Tea&86#0+0oliEET+!2Y%G)%Br>uY2SL?btlvNx1QXaZ^dd29)o8pqH>%M9 z0kM<1+sUg56|Q~X%r#cfTWDapG9n7j<N)H(b#nE;Y)) z*)}SfS?h?}R=7rU{gDM|)Wjrg_*5&2|6HJCxhJyeMAi0-eJ@5z?e;Yw-DW205(kN@ zOT0~^0Mm*-?fs{P48M5b2{dDOJPGs>$=DO?iM1O^HB*FC(w&YcU;c9Tz=*hj^hK1xO7CJI%8iv$2VvTw1Y7kkzf#7nF`RfZE*vyOU zpyk4%EJQtlVtgTEL}V@#nWKq?aZeiLL}woS;_!RW--iq)bg^}z|6NfPtA zMTomp#?{qCGv#Bk{oEpZCOxm#$09qIYQ>vi1=ASPz5O-HLYOU>xDiWA$gUh8pn{6c zPub(jf+`ve8g&rWM_&O`PfJG3`%dX9SnKZyiU8wc>TH&|N*7 zE_9+O8sm46<#H>sDxP}URvulLnxUpljilsPnst)@pbTzB24PZcB6pf}=fJh@Ccb+* zs+*wZ`aRm3_?ASG`eJYT;ueSAQ_FVLqNncd7B7=g`UL?qv}(e0zawyf+-P1Tnwyd4 z#|zKIHb3ruUS3-g$9Q?3Mk0-`lN@$!A@`tk_r6R2AA)Nwle?Bg$%Gopw~5-^ZGpy17kZNaJf4zz44uQPmMxkLU#OABvMEm}$VNS-mkH|^6$ z8x_5^k6LbOym0y>Z0nX+>+4`p30Evjk&=IAg_RT{lSXy7P8u&<;?tKQphyT3wuTT# z;zOz@hmdR9HAe1AxYjl8+Z9nYjm*1es1@5NvAd*uP`cyy6SXGk&Vmbt!NkzB&y!{t zr;NZuGqzS)PAcGC+w)QL33&SBO40=UvzxA$(ua(4V<3i5y=4Efccs}-l+Q6h@r(T{ zO&vFFKV0&*$pFoV0SZ2;KOo7|IFTl3F?|^jWqaU- zNKWt^gkdkdVB&;!55C)K;)G0L=7iKsaw4fRC-1j{lUYa|Hj#7>NOx=-J((@t#nRmb z7dD}0>B@XTRy`$$??f2Y@;SK2&9tjPf4ihG_8X$P2(B@w#1-h|Njf_s3`+T28t6NX zMkPJ=i`8bC)9_j4RFTrB)(E|uv5BI4iGmprMpVH8>D+cy5qhjF6BJI`qgIX zE6a4#YJ=qE48fw;lu^9oHKa5fc;r=5DH3nK1WVW0U_SVUJ!`;77>0`9k-Jm6^A6GftKniQg!`+f);eM}xzh5n>ZXtyHMy@-+qXy3JS^Qw z-xK{QKax9Jx|^jt{s=v3h8s?I?z&j%lJ;7qiuRUL-9WwidP#AcboWYk-`Hc2#@JiP zT`1jc(w#i+7%E4saKH*xGLlBBczC^3p9r%&T;P#q^Nt+2OKQ@9)~sW!SVYl&f4#$W zc_8f@98V3+kH9;fuii@Tr19h~f*T&Wp?9Xy_(QMIM;6rV9y(ZTrhkM=^eu__LAtYU zBXp~DzlJM1L{6a?cF%}u|6hA=0v=V7eh+sCL`95%Ab?Yb4Seyek$9vQ^GCfzm0u80eNVChhTx|qf zp_N*%e|PKOMOW*>qJQ7hznk>$>}%BX*YxlE_{FhswUPIMxWx%`JyrUiTjemZ)6+Vo zD5fWw>Zr528edsO1?~_CfAXpBaq!~(Ok@wNuRI?Y7kkk!t3{Hi62QqPP=c*=jf5wVED$r%q;_rasF=->_;m%9wl~<#m0fWUtmT zoTtv$y^F=J$j6;}-t1A|b}FM{F?y-$u-8L?I=N2$&bwayF4n)#>fbl;>q=5R6IzH@ z-<5YBKd(W!c{eD(59r^u`uDOM)ssaxsozKOYw8%GJ>t9iJ@nC%kXcIi7qur}RiL`s zSBvF>h^jTJDK+n^aQI*wj{-Q;5y#cwU=a1;JuD-e9ZDl#Yh!?f^hyJ_`hE9sV~<;_ zE~J-t2c`wjFF#T_pc8!Se3k4k^zTplcfrl-$x-wK%?~`w{^;SJgt%22C z4}IvCtlFhgw&)He@J0Q*;7;}T%lh|!`uG03Bpq?oZhUmCJG2_7dj0ttq&YDm;X1%J z0x#52yHP@~QBB)MDAuv#zZa_C$Nr{%*W$O88@gPtf8>tz*v6ObJ3d0Ctn}lR_WF<9 z#={3yv>$r+>fKzrX9>hZn2oJN57L_o%<;-m88;z^|>N@HQLU z{_(L>uhHDk4XUST{^%~H;Jo`(B#ZU$gG@?i<%36E|@YPy3ZmC)4PWPii!bs1rb7#2zw$Yu5 zT^SQXW#!d=kIy*UC=b1_uW6>QDp*&mH`x1p#v@!HrQVSV$5l6YTh{1xJ-8LNm-CB0 zL1g*>qYZ1_ILhiNXy@AgG!)qzZRMw*VnE_rxlWzoyWlfy2yuP<8P;>~5ny?p4~O6t z;SA=@>(QPuEp3aBa`UoOJJ$>}jqZ=@YyXD2iM0Nk%(uWQN~q=)GS+v#5K8|S%;_V@e~I!{Y(8`{jBm~ z*2Y&|SBDKaR(bP3b6b+;L91i+^~?sy-}#)9$;8nPu&mYZd!M=Gc+8Mtz&Yy?`mKMf z(2^`VAb+fZFI(@fa6PYLTlzNqcTBT;*|grBVSjq(26v|Y>EaFUEc??3l>8k#_l7>{ zcGp`rxO41Jm#HvIZrTU7oiktkzPzC`e&3qAAAWz@rG6LhR=-#Ou^(!tsr+~xY;^lZ z_f&Otk2-Zf$JFn<$JOsL{ku;8?#8dHL-=;HhI;gSxMW0MZ}!yZ?y8{I7pn7> z;V#DztzxQD%N*k8FV&6}*K41nYH$7=Rr|qB;VQTe4|NsX^f|Pe`?1nwBYshaQP*Qt zhkG`mPO8IgnpxtNO%Su}6D3I&JvMNvBJ{hM4Ul z0LuKL#5cKqSHkCS(h1hTZ{b(zblca^>FKYb)30BLb$S>NwN8&KVL#{qFMbh^PCtL` zq|?pcK+G*)Y5`E@s&BMT*Quw=@wB7sJ^lNG@&TP5hP&&nZ=ln)o5MOiuL7y^v{D7T z_bU}_Cw^Nl<5zBW(&@p?5cAg8hE8{F);iszo^HicG(+F0-+S?^bb21{u8o_a)7|QJ z4(a+nP=S3U>@#u8Nw@x}e_btTyAOc{g$G+7%J*A$``&Mc5kp5kXU!~Ir zaCdG07CJqt?p_d`Hmg8Nryo?X-8#T~TjJ5_A6uMsdUp%NEcs3gfKIP$(K@}Up032x zj;>AmcenBZoi@YWHRn6%^!j&Uopz}}N~g;(N^vdTs)FsnZ_9c2(sxceeWk>_@x7tb zC*NtEHmIjt@D!&n|Db*s<5!!-xW!YcaKl!mi}}f|>cGgAI>eHlI^4tE5c&cAyA;3Z zR(&|O{)MgXkoxy+<^Or@x?2Bk)4$h0qCzdguWRlR-MS^8bW(YrK3xV*n)IT3ojVwu z+-vYT*LFH)O@}odF1&Esmd6L%a3t(yw3P_3p{tQo1!YHHEtO9^AisoHfzA|Y+(iKU!yK7H9GVg298c zvwJP?aPqJf?xsuLa2H^%I?>yqws z&q?xT&pa`2O_K4y74FBAmM3jUy0pW$Nk1jMoAiNu`t3>YcX+JJ+D`amahKHbr*Gf; zx{kNIUr!n^pi7r&nVEysf7usboiyJ)+nt;|^9uL9Nj>-J(j_IO%N0qP^_82GR`2() zy9@s7*Do`3mHYe^Nh3zAa<76VZ%pdBaPJ%4%ahi0*pZaoeGvZNJt4FWiDg3)fuOmmM^zV0U>Y%gh-*6Z7_VgQ< z4qrV|di3hwqkESwRo%KPbT3TqXJLg?2MkCqJnWXe&gqey+^$+_%>OSGda$JpSTA3*6@{a3^2sK47!^ad*ES{d(-z?Vv#lL%L@iZ~nWu z`vVY%69jN zlx_>%y#}PD49y&x*?qqOIsEs4?t}I_p?0=A{fGfaB=_xiTxxRiiAQw%dY^9F-H|_% zhjbmVsAIoTue)>8N_(G}*MD$ka&k(yt2cf9Xnyd5AF}#U+%y1?@3Ej z%Ab8RY0imD>X*8wUNLg(l$9L{diUuy@3_*^p540-*1z-J`k#9J+e`mun*Pq#e;+Hq z8~4Rc(EohTa z7n4sTzny#w`BL(Oa4o6QXC?W0_cK9TNklh=~}L~hvohzTO^a=Pb{-$A~R{BiP~$WTZzNw!elPi6SBO4_{33Eg{srWQ{3Yau{FliM`J2cM`K~KP{&L3GgZwq}!Q^Yn zCzEd_pGm%({0;I0KM{LuCO?+E(;SH}i~Lyf)5y;xKa2cI@_O?7$p1?I68SCUl~;-U z2g#R{KTG~O`8(uYt``5B$g{|QAulK2XRV}X0r?T+?~xB6{~viSd7o=Ueku6~@+st% zqg;5`!<4QTSsoRZ+qV)@{RT_mE36G<J3w>jiS`}PF6(Y~!GH`=#- z=Zk!!eM=`d+BYA$(Y{?xZnSStk{kBhNN(8g(wjwo=k+K*$u8Hiw+KI5@op~H$F~Z< zl6)ii-^n+VzeB!_{Aco=3^s2Qu1@io5*L8-$uTO{2B7+$=8u@B=5LM zs5I zj(pH^;n$MiaHsGkDzbusyN@~btU<+?gU+;1fxnJN5U@=M4cWBA2|;{Gz-?`HV-$t&pp zbNc_B{&$jp^fw9Ld0(afEY}|lpQ5?Tl}`UBksnqn{)f>2@{z*J$Z|4#SNX~K`}Ec%={TzHY@F4r*n57Pawr;7VRx-WZI_zt>1GD7$f znER>pEg~PHxyvIcf=>L>laesmCvp*7k9OipQiaN*8?nn z738mxUr7HCVVt4lEg|pnrSSL2SA8aYp93WRb?BIs|Ka3YF)vX3O!6hf(@@3=)b!C2JiM;XTow9|WOTMm;@P*`C$^WIf%k@T+ z*#8&uUd)ePC`-!zO>`ed-iy4Pyc7M;BHu#yg__TDWe%43pCvCQUrRpkWO4tE{2}rb zv`Z@f+K}jXI{8ZSYsgc`mm2O3;{QYPhv>eOd>;7`=*N}(LxSS}4Dwp?dE_siEAGn- zck;F5#q__MJd?Z^#*RvU0rjaMznA=0@}2a*!f+@5ihK_Jcm9jWt0q5*d`Y9|7bM?J z{s4I~`MZWY)BhX!Cb}Peh{#__K8k!>jmV!zKB`vutK@gm{b$3S{HQ}kUVr+}C+|w$ zK)$_RKbdUqtt#52HQF3&{u4|9RvGliy3etXkxMN8W|{9e23MJBRMYT&+5cvn>ACk|;Kn&UJ>YgI<){##jA4vXJ!=340O8z|EKPA7Hywed%-YnNMsP{_# zU&zbJdy`*?daK+|CLfG)u6Qx|8>m-`2goOp&mv!oc22opOWv9C7m(jVdG~AXa`nN# z%KwYxbB-4N8TqcB!grG2NdE_Q7yB$cR@~1bpNxD_@@mLuqZ}!I5&6Tgi{jUk4b2oCH^J*CTV%&$b0=E{1Wmr8U9i7uE$9D&&V&P`~S$7 zR!RK*dx-qEe8SHpZ`vh%F8My4CBA3LU;c;it>gtOg?B$n{^f`PJ0_ zG4jrIe}#P41kwLn@?`42TXE#|K#mv2BHvVd6*^PomyUXksce!>^ze)6;G)U^t3i1zz3qSUFk$2iC;a89^&Jg}9`Hmdn z?bBb}@7*c+Kbiba%3DD`m%P`B z;=lhm34a;+O!D8!hf)5x0ph|KE`hW&U+d6L~itEAAQOLyi`HA^Fa1;V+X1Y5xP#CH$g%aX*7R^)TT#lRwY+ zSCc<|khmX|A>lh8FMJ~TrmbSX!!yM__&x1OJ_puT_D;$Y_a`!i-%6fA|NXMX{R4zk z{zs7SCa)mxgK)}yw&s}Med^7!@|Ap|*IVwJv>#%Qx_t$)u zYbx8r)5w1sB<|Dcf9hJ{chG$yHY)VAENt(1!B+6CyTuISYA#gf0X%MLq3o7;Z^cEB@+I)!4iHWd5}Dr z?cLwVC$YSJL*9w)-M~{M{MNsSybBH9U-;|f1uSnJhlu}GEN?@}-(z{3O@0{5+w0`Z zU`=Jup{Gjt8(Dsqk>5++XQ;R@q5p;CU$cIEM82Yj$U8At{MRzRY2;s@Anq@d4?9u# zHu7gY!n1}+_$JzaI{7oliTfh*!L(=R;o`rzx47q%AItXdD)Q_O;{G=IWqS#C)4*}@0IY|I*Gf7{D+>x&n4fvL(1c0q32!7n^GD$ikoWsZ_($ZcnO_Hul<+^1k0!5Yd^eD9GCgHbmJWxSCkmHBtU@*$KLAa~LIX7ck{e)|?k_#&p~1@dXMN8d5xzBX6nKT7@@{qI#M?q_p+ zGJ?F6{o9q~A9MV17x{YjpHGm_W_f>${0ElzPs!)(6#E=9R^luDR`@vbbenOGR`}$Ym<>bTYemnVK_LujQKY&KxjrQY7@(JXd$hZA2@(vg$ z@?T^4A>^4%Uy%Ij6p^=>y!t@lACW&!zF)D(dztYKCVzJUYQu5#E{v7$!bpM^aki7RKkvENe z9QnHa#6H)P_hNtbK6xeE)4fiY@LSnm3?-k(_WCCBwQNtnBtMhm_b!tq{3zz z5`Qguf9CJaosClm9_}${5l2 z44;IbLjFE^75xu7N8E>!-%Xyv^6xGa_dN28$iL)#?tStV2 z$XER+9GAH2_Hy%2!gr8&rT&G}#rpA}ETP^;dCZ9o`P5oXXpH26n zHR6Bw$rAq@@|3~CSCdyU{vNgBe<*o9`5LD0dGe*?1M9?pSMoQ>CosN4>%~1tUO_&L z_E|{Yo%}QMRkT;ixe|UW-4~G$IYspUgnTl2x1ji6{=K*tlh@MT^T}T%-$A~L_DFA# z@LR}(-X$dAx07d*U$(Ef*N{KELG-(xd_j`9zd`<5N8vw` zuVQ;TsZr!-v%J1U{xbQIP2xU;^>s4&1MDAeCI6Cq4f*<`B);A=B>X;|gpVgb|9_(I zLh?RrKUR`&B>$cKQMM-oW{SK?Y@bdi@0TL-=a6sPCGzhfpZ~M)f0MsR_jTl}=)Q}* zoV>?*5?}xA5=oijC>vEhrU_j-kth?M85K5N&nbO#l0Wv%Qxgj z>|d_9Ox!mgE%x8+5agn`pnCy!2qv=W+5N<3IUEabG}v zKPBJF_VD(b#J!m5tC=tSVCMhVTTlQoAMtg|Iu*2UEF=N=i}r}EDuL65cjU+3(3dO|50~{dmpCfZt@bw zcg&sQK8W_dl6({M<2&-VxE}PkyTt#+9DgM(6h30Kr1u>1`dr~F$QK_YJoRtlzbaYy z{p4#|o;ocO_uIBec{rE6(<#E&k?%87!u#(Q{|i{Y{!3oY`05smdoA_bMSd9PNB7^u z_?Vul_X=Oi@$hQ$t<-PGed1nvqQw6$`DN^1doL09)y(fp$RA~VYslwN-vRfF|KIwH zyt~M=s85#%#Jz;}x`4dr?_!S+$)EX6xc5QvpG*Hwl3zjndp{)Z$5a1X$$QbhTgbQ4 z{-^w1{P(9lmyz$?IQ0|AmLM%iM$l@ zk>tNq-UZ|r4-^0Qke^NY?~=breL6iU@@km=qsSj%e|-aa6UTQSlaFTn$;&1D;^7kC zb>tuS7XB6aa>n2NDe->}-HXY48S8=M7g1i^|$XcBL7$NGs#!c|5Wn#y%OJzzhj{gS#OXQ8G`(@-8v48m|d5GivUF4q~F7nf!mGIZl|M}#9XM6NG`TiU)9rB#` zuV8vFCeLR3_#ycb^ndgU@xPSgi7UzX?JV(sNWPx&AOCOh-n3#@}l^^ z_($ROB+}QqJd6UJ`lxQvOu(k7$nt@7SC9O+8Z9`G~T z!p{({lCJ+-VBu>mJY}Vp7xsUKh2Lf2pIi8`uQm^Vj)m7+_=Ofe&%z(F@Fy+&c?*Bj z!Vi3{xjtSCZ?y3HEc_b_@ArChd9@b)4-4OJ;Tdl<58q(nPg?j+3(tD9dHA4(KVsqE zS$Lnfnunia;fpPNgN65ayLtH2Ej(!9*I4*{7QV*9_gU3kevXAtvhZ6h{1XfR(!&2^ z;U~P)JibZ`zr(`US$OVh6@FH@zT{i@I18U@;dK_?WZ`o)kJRr47XEL;d{N?+#bhU_$k7}?M=RgmsnF!slD~off{>!XL8m z$1MD53xC1FU$gLcEPRcHue0zkEPRWFZ?o`UEj;NxonPVn=xpH!TKM4>-pj)KSa_<1 zpKRg7Eqt_vmst227G7cD(=EKg!Y{P&%Pss`3%}XI@3Qa*Ed0F=*b{@E62lMIE?_tC z2Y}&`3qt@`Ctz;?%YiNoq0};x3qu>dXQwOv#W2=|shtE({Z0M*!UcEUCGU z0(t?*1APFzhH+&A7!JEI#ByPp=NbxN`t2G9Gyox>5oiKt05gH}fb)S1fct@EzzX11 z;0@p{;2mH!@GkHk@ILSX@FB1U_z3tI_ykxBdb;63~UE}0d@fY1$F|z0>1&j1G|9#0lR@e0M+uj zfh3><&=J@R=mhKy>;qscwrfA23vd9?73c;W1RMbRYxB1hRl^AO{!(oD2*G zP637hrvgKPTwoY59LNK_zzAR@Fbc>AP6I{*1;7}f5Eu&-0poyTpadud#sd?8iNGY_ zeU$AFfDeH+z(>Hxz$d_3;B@$z44eU+37iF-4fud_fHI&Qr~oPfKTris0j2^0U>YzT z_!RQi0oC}s2KWqruLm{&8-dS(T0E}<>Vb2CAkYAWfJUGRm;uZL&I8T|E&$XwvKIjt z1D61^fJ=ePfWHE>fy;p_fGdGHz*WH2z%{^J;96iFa2;?xa0757unBs70elI31>A&Z z^MRXzTYy`E+ko4F1;8D^oxokdLf~(}BH(UdF>nuXFK{2Q1h^k~0C*612>3hjFz^WQ zDDV$pDexHZIPe6p40sY)4m<@s4g3>$2KX27Ebtt#0{A!ZJn#bWBJdLMGVltp5_lDO z4R{@R19%g73wRq?1-t{S2HpkU1KtNd06qlP03QJ#1D^nEflq;Tz-PdEU<0rb_#D^- zd;xq3dqd1G)hF1IfSvKv&>Epc`-ya4_&S@C~pT z_!ig#d19^ZK7y*m~MgjT2X~1Zp02l)l0%L(9U>r~klmMl`cwhoB z5tszvQxex?;0)kQ;4I*5zz3WIlmX>H1yBk2fhu4MFck;@(}3wfHBbZ80(C$=a4rx8 z8h{Yc2s8mRfSJH~!1=%hz=gm?z{S8Nz%1ZW;4;IF`J;Bw#!;7VW)a20Sha1AgQ zxE7cPTnAha+yMLz>;nD=>;`TGZUX)Q<^wkaw*a>Sw*j{Uu8t_nzykbz2XH5F7w|V= z5pXwf4{$GVAFu?tA9w(G5O@gqJMb{@2=FNI4`36L<#r z7w|0b9IyiTH}E|00`Ma667Vwc3a}D*71#?pcLMeX_5ohQv)6$)fH#4+fVY8t;no>Y z=LmEG_6Jtsc{2Vz0O$%F2y_Du0uBcL0vrMy26P9G1bP5R0X>1EfnLBdfI5%hIG{Ih zJkST|3-kj{0Qv(b0t0}PfPsJqNCnb>bRYxB1hRl^AO{!(oD2*G)ENgufK!2?KrS#0 z7!KqCUI70MeHZCE5@VW0z>~m_;J*P2fh73p0CWTvgCB~24+m0!BY^jmUkLesF_fdI0HBnI14x%@B!xlWk5Ml0aOBhpbD4*Oa%hKG+;XLDdepK zs_}OX@EQJI4{QK70-po5cwPt81Lp!kpaBR0jX)DH1DFY%2b>RF09*)M1Y8VU0?Yy~ z1ug^r3d{yB2d)6F1m*x&0apXp0CRzBfqB4n!1cflz>UBr==BBgCGZt+6Q0cnZU$}v zZUt@wZU+_scK~++cL585zX6MYyMe{PJ;1%deZUgne&7M%LEs_a@4&;rBfz7;KY*pc zW5DCU6TmXyNnknf6!0|gPv9BgU%<1#bHEDV-@x<03&4xOOTf#(E5J(NRp2$?b>I!) zP2eryZD1Af4zL<{7kCeNANTda zuod_o_yPD2unkcC%}>D3z;@slU$qn51a@L08Ro10v;e0NCVP=3?LK80%m z7y_IM3xA6ksY40Hy)cfoh-zs0HePdf;3j2s8j8pb=;S zW&ksR^MLb#3xErOi-3!POMqFxrNCvtufSh{*}&z%6~L9i9N;S8YTz1RE^sX{54aAv z9=HMc9oPl@57-Ud2;2nx0n7((25tdv1#Saw2V5AF{J(MO|G&qjJzYNEWY53}1-=nu zi@b%t5**Hs>%t>Xi@mvdzWhKSP}DSS+O){?iN*P)-VxK_{rvF5qOlWwsG`wJJiPx7Oksy{R%r73@nv2h@ za>nJ?SRYNy55NwQr^UI2d1J@G%Hd@3$vE4Si7=J;@-;}!nzpp#wmHI5l(IswHtD+nQO_2vBhI@OMR1Irf@M-r(!Cu)CmR40-=Wd3NNmEu2A=U8kN-|Yicxy=5{y5j{41d zZxI!0?r?fZDJ+^lPU^h&%SR~4Y$DXt(oxdRz(`DTP02WGPr{3_iL zwAKucWjzgwHPxe%hN>bqaV&~Cs{EryqjmSyS2s441*bGHu2j`oPslA8?~SCfu&|ZI zt{B%}ssuO+o!CmD(nF=DsZ>{%Pw~k;X%&87ZDUQjKd7sC+Em;#r(#Z@T3VN1RH2*A ztUyCqLj@X3_EfJ%D@!d zPp2eh!+%v-sH~a+*!${=VOfpes};0)XuuVbes8d>0axRV_N0d+ zC{fQ{-t?QgK^x=(DRT^ZeERkl)!= znJ#LP%h4Gbqmts9U#EJcZsrl;+V#ef2QP$ zgXc&Ja*TUpCrt9qD3{wi)n(5yuiMmCaSZ8j3ujc%X7f7C8v7AVRa$1hK}MM37>8Ad81$%#wRtlh-e0h8Om&u*d9$r ziRm$7me}45!=!mkh6!J|tZ#l!ps2JgC5m}k3}~`Y%YGw9YSC}lPA&Tkn<~|0D#x3q z<7!^gS{4({SS^M$TdQTyCUdpuIbyGty*e5!T(-S(Ykr%TQgH<+`ScnszkGMd4hJx4K^qi1J>IeQHo3@<9uruajgO{(`685Pz3 zvLNR|>OmIVC)Nckz0+ikt57}6nGp{mZ*lZNURQ(PvxbZs#DZz=jrE(3??KdnXi zvTSVl&q&aJW`h2+TJWFcLruV%b@g;6AiISC+0BZTuez?TzQquhC_DpWhe%fi*OHGJ zI@;LbGO(y^3z(UKS#zkYyxQ;a8I>h(Y$;v|&-7IV>uN(je{H4DXFRI(SJYMd$)UFo z>x|xJ70cAT8->g?B{m*~D}MNaQS&1+ThG7}EZLM*2hR7abpmPFqBzG69gfW$x#U}AVzY)8AF^<5_D~86gaK0t~R#uEj}F5(AQe1?%Msyn<Gce(^iu?ebS0TS7WejzC94u6uVCGI`G~;lZ7M32cLVL5mh5msu!Vp|Zr^mMR~|?R z+I^Lh({yTda`NiOmdXad!gfv+diOn&l)RSZhTkDtOG#>rr6dwGp-hPcizC?)&+(*X znl%xgmJ>0}o0#^~yz!_#%^Qcl*lw2QD=x=wGe5R?U{IJ}5=yTx3k35=qnR~rkHG5- zY(leCqFPrFLo$e47ztTsSRK?5D+* z`UJ-%)69i-+G)k35lj4q)e<_vuyI)5c|4Tq!_+1)rPg1G*Wxwhja4xRK$*TVzWPwm zK2%OjOcunHRaPb}$El5NrAkhsTB{ZsfmUjPkgbXo^M9k!NJmX>P3#sC(bd2X$6EEh z0=AA|=ZKyH7q#l+qLNT%lfObup)n}LR~<4m9PY_i^I@;v<~h)pU+OC?@p(Kxtk|mc zTwkCne^Nsb4bec9)S%zjfR&s4k`X?9_5|DEm4MnJS~AQBBly(rXVf`s_qc~sP;cy} zHBCvKqHN8=K{T7eTG-%fNoY+Vzo`8p!D}<0#~~f~OkkkT>&d7LR8{$d{#xvf*LH_S zULQV%vM5#SM@emsR;pAuC*NDHwoXS=&cm{VFaMw@N(u{vdB1nDdR3K%UHNRuY;NgO z15>6(bIiuh-5P%_UO38Pz5;I)Ba4lrn{SvbQX4BhnU(lBp+2{AT4O^f zzqS%2?@L<&H3RdPag_-ex}$kaTv$C6@pP1#IegGtfo@*_()i3Gy%C;lj6j1-*~ zQrb`M zZY{xhp(5l#2N`Q|8J#VLQ2b(PbV331@l{|xrqEb#MT1q0FF8E}s{%pwDZCmH7nkJ7 zs4SLLrz$Ecah#cW;ILY1c<-dvu$I+AjTJ5AThGE+T4=vUq##aFW=Ep*`0~_VC7-Gd z`O`2V!JONZgQ+Pt%K1v`Bd`37kpS|hN&rY4wUMfpyxdjQ>#iEW=m>ys3rB9 z#}w}N)nrQzi(3kwz^f2tC(OMfivcQQVuW`pUWv*;mL?QL)e0`Hr6KjsVQa8+!ZfpO zP40M`HK@uC?IASMTslY$XRR&n43_HfWPMsOc6NH3NyDd+eB~AP6{}_PpQ~D?%t*~i zFnleVptgjMG~%#C3voM@Gtu8v^IIW9(h$E4lvRn=)S$NzErP_IQcKYm?Mw}Itf(wu z&2i$pccWzJSMZUF5vzPy^S5B^tjhaF9iBC^s?k%)bt0u*5qO$ z;hbDG!-$exG#J?0X3qo!i6^lMDq&6=%13J|e&qFUYXyW~Q$j$vRx}eEdD_e`wlI0r zd;{a6GQ9GTR~AYL-qIPH#6cabX;dYrRkiS2z{G=^wTm6ALuE0&NN+J_$KdhDt_oTF z$yC1Mlx^v};*G=_%p99(pBl_!djARoJ540R4+A)`F1%qs9?y|76Gd_cx;A6mrVsN} zZl#VUTY0a*w*w*B6xZM_Dw<}TG!ZR~S`!OLp|;YocaG(s`&D&o9aki3(JZo)R;L82 z$%dF{5vefz-UqAYail)Gc_cb5{5URJ9BOVEW!WG~kVqkR&ay~BQtlYi)}Mz{<(mBY z1?2<11?3(z*{PXovvXaIudG6SQx_hrs{;_dI8{o*s5Zrmt-wX2)poorpRvTG^=c;9 zlb~Fzqcx1kFHp_C7N6lO$yOWwbbkx+shEoD{m8zu#+h1g%)ya;vPZd9uPVLXrc$4= zoaGROM@{o1QAAo_9gag_9j@J$WIV`vqufWTRr8gY*7Q!QCFQV`x>}osJr#$!HEG8< z)XXeWcQI7R;NGV8&5zhsvHj9xuE6al)m-hHOAVK0RWS5wUOXkw9x5y~c5!MUVDvI# z4`|DHV^6p(Q_J5j3!veBHOi(I9mDyDakLlHK%>ivvigZ0bd35$SPwMN^2lM$Xq7$D0-&q( zVK*FhxR~FuM-KosFqUso5%Z`nO4Kzqk%3c2cs@H7A9DJGYGh*m09xx~tk{VcbD7U% zzl2Yxd7LiVj@I-=nDd!GU@AsdH*3DzF`~#GRn_@5>8Ln`M{3(KqR5726-Rgo*`6_k zw@*ZtzuPwr=3UYm*d?t@7Pgsbt9-OrBh|>7!Kuh#Q#0*o6;o)lF^$ib;)pb|aMY~w zILD@5&owWF9w<4mg{)JfU$b^CB??-{XuvJ2SFpB4rEI8V?9h*9fJCE+R0+LXzZj!z z47iOZ&(TRb*;AC$wlrMJL+4P zJm+X4Iixq%7ndNSHsz3WH0E3~J|Sw)WSDa*JCajsiBmT#I#q4XDYYnLtu|T6n3fvh z*!i!eM)HB32jsRXAGB1n+1pmPwK%htRiiESK|7%~XpP%uVI_1;UHLYOGv__r*!8WnSS|AtQ^FDDV~2ag=FgysMxX%b7z*Ukg>yG}cCzi7Rz5 zS+rC_#7!Qmj>s|}ZPla-?WEU>ZxpbiIoyX&SXh&zs)EJMI8=#@%JmRS#?A?BATd>pI5r8Ob#!VxVkwAzDIo=&5E-ZH(Ns+SH~*n3i7+ zIrci(a;EFyu4AURTAGpZ;pVf=`bEk7R%@7nuQD6_#?>QHnrO^REfuQO@r4UqW_b6F zDsaw)4e`e8ao}!j4v7@SR;%Vv99u2Rp-2W=EP-gGog1C_f*OS_-P-!a7d%SIiZ5_D zThny526QXpoT=#VV`eJc?U@>%7U-pnfu>Q>;tObcA*BNvok4g5czCRdMnZKK*c`6k zh^wvP4tbVXcqhvzD4`X#II$S4rcErg$-Yq!NWz{b)%B+NbXV^kiyO@3YhgA$Q3E;( zx7S>?X-Y+q(Q*U<`VGWX#Wt=`p^6bjF~$!JS?UX)ITo>)WjJEmw8b%q^B`69R~MJX z6t0z5Y8cu(>3{~;VKo4ObQ+vC;-SFX6O1v9Czdv?jm9DO_Ec18bla2&vjH$%55F9g z;u>Yy#V~X@unrk%_Tmj3vn)jERGl-jTo?IFU%6A+YQB9MHx*%v87`>P6YBia^fHxN zpECL#i+8mj%-E}?KKNF>eU#UisGP7wc=+xhsJ^aVN2_)Pg&TW|KmCCv4zvt=%s0+c ziJ_%Kpq3J*_J(1fn;h=Qyq_ORtbtF1+QZx%Xy+(B@9~ zTBu@rl!ROQk>&xj4a-FdoKtUD%sW;t9kV9FOZReDUNdn_KbVXg?KNEtw6cqZ%EMMMCoEto}zX9qc9-!6-QR6_DmAYYQpa7l`;$To{CR) zFgM$|z2~B;Zwzn7vTwM6@%Lz2Raah#<7_k!5nV3o{?DWA&iTRKfO)>7&GJ zsp^g%(s9O!6#x}~dHL^U~w7lpvwFYYoJ-G2SuVZ1;vqX zBKC}W=5e=thTyE<9<42ESk1;1EBERnOjDDJ22{1LQP+vgE6sbxMykgPpBJucw6%0K zMak7YUc6G(wo~<4NTIrJB)l0jJbd3H21!+QO-0%)&wTZD4d_I8TWpMPA)CKvQQc$w z-)A-(ckYqI84IL)HXWAX?jA{rs#WH5hZ1-xU5H&U zan8;lCQ8jNIW6AVS(}q#o1qPFafa3oaV9cLYnSL$J6cm0K1wCV(4k$Ti#ahwzPHq@ zwONUlCx?HQ7F@Q(DtXMet$&s}y21aGNc6V=PD{9z`OnE3J_p z|6)pOq{m!4iF|Jqbzq)ooGmYv?4d{#Sc*tAO_6p?RvxnAUwLS!sP;sKkG8I$zE^Nu zRY1nYwW^S4n&VkSh~B!yGuls7qqx=#_CPs~u|%MA#c_dPPi0H=8MV>{t4>be3PYKg z(=)iou^NzQe#KHXu`VnQ<>Q(9Czya%&-4?Gr)?AaL}P2qJRSvQ57g}VrtJx)GyYk6 zf`a3nlqV=Q?zwNma!pgsNS`TFUF2s=uW8y6U3mNw|2x+NqigF#Ho@o;n76hAR>+Uq@PB?&JLhJj=NqFtFON zu3l;AGZtgcK;X;PEVMn^mM0;5F5Wob(C!%pBCT%A??~Hj<|wi4p|TX$pnQ**HU8mQ zn{66pfYN5UQHK(3mmJTE{vOGegnQ&Rr!`im+%CeS_se_4f{Ay{ZBC_Q-_>TR<|Zdl z*MP4u8~o`w+_y^2Q*n3!9*w98RaKWwY2bILx(6GsE`dSb{+_4#VlC2-n`rX+atN-L_HyH-?J zhN|j)a@n0;6tJ9v1;tyEio<$XGG)6~&Fa)PqB);cO?5z)+3a}mwX{wmXFd8vCW zU~AYLc7-aD_-vkW;9fXG;mrt>Zc0I#zF{GJCYd2zpXgkG2fq1F1tYW;y7?3msBKqjTJzE-AP4lu)eF4z${l51Sb5Pyte<9d+~6oVJ2^4%tu zW>7N2mtN>Et<|}2sAlT^3&Ya3Y*eA_2}UUBWht$#yMF@T>#EVNDb>Xo0IT{dML!V* znpr>>F>On21dG&WrPC;IzLttoYKGMs&S!4vDupC52{BIbvbAzX(B}H4sb-~YIzE)w zw`*2mqVAtr;jhO>DQIiTLUqAbwOtOGs6YIL>S)zO`#7Qw+ucbXa#H1PL>{VR^AcrC z6O7WT&z6zV{Bl`}Q;xbnr5I(2DTyoQNMdmRFTWiYarn4A-7K!sUr~&gWk#3DNN`4Z zehrTHLqyWN2nqS-+8+ykglm{O$>r4sy zabCZ_w!*Kj)JoTPACHAeC8dmIS{y;bR=}uYhCVJ6AE-+|Z|Wj-FCQ-dqr>@@RaF<% zXH;4~rBYuFJ8P@DBvDsX4NGX9NutMtmdi07hj-L5v_*3rMM{NQ@Q;>A^r4QyisQFa zR1u?*t*wYTv2+0@M%7JK)9{I{vOa5y!@&aH zSn&*RWjyLNQj8qJNvKgw3-uk=dt=FpW^PDwdW&T;hNU3J)EEcXIcgl4-dN9wils9? zc5X?UQ%=ROD28S&NkpE+5D=}j>o0nv)$xH*VhzNKDO#YIb=ndr+sC`cS~alns)?Pn zy%9mJ>eTf;V{%rc+L&S})hbzPY@@C_L#b6`Or+SRVx+@W9*wD$Dc-OL)yIgR=E8FH zIIX@c5LDZ=iycatQKD7fg`pva5oPE3aPgcE)9FCH>S{6h(4B1|RMmPK4{!urwr?zt zHZBR7;zC3f)`mZkh;a6#GKeXnEJP${WY{87>*I1BS3GIJIjR=X84zs@BgzUffUzz! zua)fGq2gSw#2&?U?s9JCSDAn{m36#|n* z+CyB}yzL@PcEr`rs3}rsXx2>i`Dgko8gYrITn**IoGefampnO@xwx^`Ur>h?C_kQ! zubqJtj(x@chQ=DjC#!p}QQa$M&h&UZsaRwSROlLCJ0-dm&6o1FB6x<5fyX1XCcNcV z@I=+m#J%5BLQ`9>KxRW@Ia)>B3(#5%X7N0IRK1GU%E+!Lt1qhvnD0kV)Dn>snpATU zS;ti@vi@3EjZ0fc6qnSM7;pBBCy{9;mSA2)~ON|`5I&&T3H4Nlk)*`c_kWK>kwHTc6Pal{oSVutwQh!`s2ij>K- zyNpthcvUn>FwWXav=A5~(9whsByO#Y8Y#`KNQZo;=B;Uq7Fj&FF?{S;qRBwkk8QmX z5Lyj)Mst7`y|0PdJ&6QmgYd~Gtw=&!OlT_niN@T9dQeu<7P}*K>njifx5ZwO7Bu0? zUtiD$wGp^2Y9qK&Q^PBT>G^ocV#@#K4o2>xIYz+eVTG`Ydm_M5geV zK47)ZUmJ?@0fB17n*|8e8UfUJHzG(aW$3q7F+#)&psraFZKc=8X)3|GAj=EhKSW{* z`pfZ_4$F!@tnA65D^Zj$Hinw1IpHN2erBsCOkqLgQNp9M42wvwfI^ZsthY9X_$ST` zava8D2PI|$>_6Fk%HiALmwnahq8;mez$sjXnnq+`tgDMcNhr~PkzfuDnp1>fMR8!Q zuLO&(l32v+AV6j?(UXhma*W9hT5%*z&u&yCm1TOYJh`$u@~<*dS#@Aat$HEr(}u4t z)14@W)+!MGvHS6rHK@a1eZi0#Vq@G~h7)J~GXpBTX8KSdUqxA{Vyf{7nc4iolt%rM ztK!_oKv0cmbU=9+^jG`wrrUTJ^y|WFP*c4N1~EUc_0PZwNNO~zd`y`+(^u~gHq_N3 zU7_=QO#{`_nzDxJLCgWv-wh#LFB`1qpMhHAFBCleXQ)np`tS0UmDdH4B)r4H01m&^ z@{4~YtyOwpbe>#FcuRgE)=@h?8{MX9J#V>kR$AH-+A${G8`)MNb9fPXON!vGQg zK&7e%zkfRZ3HhrbTY^`s`|i`TF^}=rs0Dxh2iEBE@AS$5DvKdkiN&lJ547NhTEn3s z{0H8=*Fpo-6y%8fI~4&GuR)5{zxC(oe=8e>!63-e0yM;7|V1$0p@@Z|X5FucH< zTjIz?WN4Ft*TJVtVRPPfN656}U(akCsT~ z`7kU5P0SC#QAB&v5QO^p#*GUY>ZIfG@Ui0yOLYwS^qhsKW5$-0mUv4csK}$DW*pfn z>byLy44z>fOVX=UD)f%bEtT|`y^k4RVDp})%z(u~Z!z>_8nk667oaDATgj;W5v9sY z#73r+&~>6pq8Pw%Y^qjS?^8uHEmik-1=u%%r%eqF4L;O@@Dg0Hp7IoUGQ+NAl})N& zvH3^~`>01PFgYWYu^P9it)*9NmK~PcFg;M;fLWqB?luaKD6Q&odnjFmi@tPUf`S&& z+#f0rgo>siAD9K{VK=oEs8Ts0oSuU>uQpBoV4xa}a%I$7lW)j0m)?Bjxslr_DB(hl z$E;%m@wlKA*Ig*D0iy<}5?WA-dSrjhf@>6iIG(B&6ni{`4RYA4mV#EUAU9a(`(LTEbb1O5vCj6j1wa>Ax6 zNXjiOe4M4PEI5TvGtp_*>5gmiWY0jf(o;v&1#8f*d2#JmRby?1k4td{;DI{T@~M!M z3o|F6SMkrxZV1#gsvN?{s0k07z25YOP@QfKC+DF4sT!G?-sH_{@YP@uY^ILM?2sM8 zo$&rjf2C{W@Zspb^ah1cS$Va8pzVpr_9WHzB+d3D-S#BI_9WBxB+K?B+x8^K_Qd0$ zv|VeDU2TtDZ;xGZk6m+*U3HILcaL3pk6rszyY{Je?NjaAr`okowQHYh*FM#*eX3pi zRJ-=6cJ0&b+NasIPqS;EX4gK=u6>$a`!u`uX?E???AoWJ9wa>6?pJCTN!>)aXUHc5X_8E5VGwj-D*tO5FYoBS? zKGUv!rd|6?yY`uO?KAD#XWF&Tv}>Pf*FMv(eU@GOEW7qucI~t5+Gp9d&$4TuW!F9{ zt3CS=EWkI`Vw0MdiCZ?&kyMsXK}UfTiPRE6ZDUP2?tt-T8&8zSkrO8Cfpf`-vBhI@ zOMR09#Zxf^Ip3S9=1($rckmO6!w<&VEy}5B*-ufElOH`Y5S>T(3McUnK?k2|qA;;I zztlUz!O^3JKO@B1rtajzoC(ITD+^Pt!m=8_UcFa)o-oUj{yK)IG(GRaAi>;qXQAuH z>`6^sG1B008>=%IYqV+~8B$f`!6wV5GGBE7bE{C<6mMEcO$7Ix{B+323{*wn;RsgE zNy7tYH3MqhV84absNrCYf@&+uwqk1YVb67Ib+8pts|_7K`WP=!Fx5&{##Y z`4BY?Tc;&ER7tDByGUe*uO15+7~nR*rn)wx$ZAif5}P^@FYRhD+RRn{;D3x-<57h? K9Kxmk`~LvK1woJi delta 103127 zcmbSU2Y3`!*UrpjNhoQMO%F+^2`#kH13_2_9fTlCS3U(Pq9THT8w^q6x)2?35mAB_ z5fwxMkrE(eks1`FNQr!&+b_mvc;z8EA#d?mHH)F~ubP-S01 zofE9SBy|c671U@!^qGsiqRy@ytzMB5jKT|5Md@-bY-R~pJIHlI0kE+y93Rj=R{}Jj2{=bS}_mF%6;*%-b!6#mQ)USTKcwe6gKt|wN4E&o3zCP)n z`1qvl_VsClwwZR!*JspJA0Lt-zEy)PKHXsdt0W?#OChP&Z{RuIGa`wSN4H>=U%sXRfUjsLuWpDHO_j z8zpzRMD~<4zapzAg2R;vTyF%gRu){A)!6E3YDq}4Qj62Wm2H<~byoEh#>_J@lSoNczOUQo+2FLRQ0FNMyeO+uXoPa@f~>}bM)W>%fmwsyKIbxFkj|P( zmTf|j+s8$A>f}{K{)ox7LSvM~zh$)~^q|tGL{_(1RmJZn8Y--dvhX)qeK+g@>sJ^s0Hmc` z(#TLq_JxagM{JJ3K%jj`Ud-7JN7lJTsZ-j=UDaigaj~WUP}Z$Ia7p$l8PX%CU^Aqd zVa%Usy~uDS5iOGt5gPR$;YE$O|IkS42qm?1vf3}Ama;_?cAP{wl(l0TTnalv$c}5* zNs#R5i~1~%tQVWaE#}rHz-?s>n0H+m@E|+~1LEdi){&t#?wn~r^T+yCIW8@&XPift$-JL1bZW4xDYed-`>HyC$1b2WGf*_*p zh$FKg%ZEh|YYhytWrT-UA)+0eW%T))`i@W-I8(m9L6GPKlx2O22cwX~L)W*{)c37H zwp{+6s>il1AYyrS_JxQdQNM9Q-^04TzNWqf9*lcWkt_IKf0L*<{Dbcqa)@wy(yiz~9tHQ4%#6^YwL!i!-2mT;C+*(glM{beb ztnfg>AS=nio&ZWW$d;L`j{_*7B7LvienAWBWwRFQT@ch4xo;w0a^t zThE3gd;V=2Z_5WrLldEt<|=23O&2*UvgvyE5M^_=VXh#3hqXV>BH!DY(oQd5i}I4x zyWsa?uoVU_6L{xnm_u{CEV8%t?DH79SH{1t{B%lI(-O3*{r8d&+}fWQ9b42&RyLlL z)&JCLrp&|jty)c#$8g0gW?&sj{|YUypF&Dq zTsKO+Q>T$q4@<$ubz_w(xb~@=oxJpSQB-;oT+Wo9#0;|vx&QRh(3m&9 z8}p-Mvie-T9?BeCx7Hh`D5zU}{cxq%X<2Pozm~n@X@ap`B8<%^WS`7gmwl%61Mood zp~G^^Ev#5V@##$ILR7Fi^%!<$=gq*JAewEO8Q4Fv6u0FJfCjC#UCz29&B4LK6`J_(O0_W_KeX{eX)Pu|H-zaKas|fXYidEThL{_h-Br0{7)=|0qove;( z6&ZW#JK5(u229Vo5S%mXmcw=nb#HWp$ga&brRX)QTg6H7KH%fX%gT@Wme%7~+oWgz zG_88?oO9Zlow9nR^#JR_ov7|FI$J3DFbgGv+l*6gK;7qUyDF=2wYP1gyrSpR^nAFU zF9QD`ZAU6|3uX18cFmMWa2?Rzs^+x|R5tFG)z$6B_>Dd&`)t+XTm$M$VM-AM2egk= z2JIKuo%;1l{rborLGP+xV|4!C_v&){#I>V-oeL#|_YAJ%I&@Yh!yx44p8H+F0aCPV z!0OlQZo%GM7thnLuj2Z2YR%NQb_=%^ro|iXOC-Oz&`P?WMp3@Uc0F%d1m6j>!4B zhD{yYF{r^$q>(Y=%)*lC6z9A`HVk_NCNJw4+Rv<1Y8 zYgWj8r1@60|E*{>u2bcQ(AMO%o9S#i@l_YD0L5_IF@zxVWaYD_6p=DwQ&4UJy9XxaL zgXX+S&BSCZ))6b_)@E=4ZzMZ33|f$nVQrAXMx*r5<(H(8WJ>xA{XjVGx`cQHVV;hgimN_p*ljsylUy6qfhZ%Ayzxb;3dXL`X4wrEeSoaAMOK@2j_;dyP_)i`DsrYS zLRQ;bNNnV>)VY*jC-RthP*W%9V!fZq9-PusklfnTZP=lAjMT?yu zETVuL?6*xG|1jYw2zm>KQZlQc>Cn!@gonsKL(+5Xvz7yI3!HS07x!*$DRJVcf{cBZ zLjZ=dvD8T4flHf4fs}(FcBXzq`A0>5Cwzn-1vhW;M(49bh8Spd1sdF#K}w5>trD~} z#dx);ON8xP>MOLlbYR(%vyHllGqoEj@FN9eCb+L{^wg3Gr$Nwb8M_e+fUYr}f9Hig zPK>C?Nxg_{KMSg+a)&fK_)gu{MAn_Ul~|tKj%l<5ex`wr#PE~OX z@h`D_OYH(3hsm~hVTuu?OsnQGulu(E?iyo{(ak%E863_5xLcdzm0rT_W-A6PoJ6Mo zj#a(3jE4n^*3{FKcZj^E_cUzE+3mTAa>QW`AcI8GUlI3H#O<`5O3z7fYonpfuo4uv z)}Pdi)sSNYR>!so`xr=35v?--avVdI_5ux|&eQ<}SjjY}%y7Dp;@6qlgjfz!I>%OA zuJb&@EM+>+U#K#SZUPJQN$KTHc8EIC{2@*Qrbfgqd7jZX1sElZwp5{BaY_tw9P`g@ z@YIY6V?fYrw)7h$J%dEL(~`5_SjXx8fxCkn-C^lO6p_+6l6O*nAXmN)s@7aoYd!L_ zDIX*9M*Jh(xFK$%4F_XA`&G*V1+8THWzvji^#euI~ujjIbyUflloG{MeF9Q#|p4}t%Tft zqI$tpia!vv|F)9G*JWM!gPeJ)|02ayN0iCX~b}*W)e&EW*)vKE@E1l;j1oU8I92f zzS>DOi$)%OtgUUMSb~HY1u_M_BcjA=5C#COWL~;6HlG%#`fxXwY(`jR6{M@HZ8hx2 zcMF4ufv(T92SC!MktKIev*)=*Qa>k_9)hK~+(=O?EQWyOe*Hoh(1XVj-(7v zW^TkN55zbnBFl$U$!m!BZ+REvw3Sc;%vvM+Wc?!<;}FxvfuW8n?+)c zp3Y0l{aQyJf>8oxKZ5K0E@(tOaTt^iR<~9eJ$h{aSbKdQYH13`_ytDt#ba0w^f{I8 zc&-@Wc~o+OqKhYbx5h1=HLKWXN;TBHn2O)vVF9cT4C81&9Iq`E5-hzM>5`UWsAG#7 znL*P{Oa6jfg8Ll8hU#XKW~CB`Z4r9JG<^-8?y&r@1C2}7$g%9CB<^4BP}H6Sc0BSN zngmA|S`D5uwrdS=6-!U2+cpK z&e^Wj27ln7FnhmMUc1krIlc(@LQ7i^v7^8i%bC&`Y4Y*gE1^;TjQ4gt{iSKwK|*V8 zEslrr+OHzl>ox@Pp)$p8uj2hEF6pQ}SX!#SKPX)JXq%#L8Wdxn4>J6ji3=1a z9xg4-x>-5s&3p`vbj&`Mif>^3XBi~1oqQcB+{uKSdl(^^Z&)~1UD zFj|UPt(3DnES2cmj8ymvwm-Iluyto;-nv>YQ?3~uc>Kcj;y}T?pK=aMkzkI2_ztGn zG-IeZM=oqd7KpLx=@m$36+{?uMF(VS4rg?f;(DRP*gpGlyp#-b+ioFNO10z_vfA>Y zhm=E~$m+a@qLlTY$ZI}*=p`v&6Cz3<`!T4rd$?_Ewn_O8qjuKBTT;nxv9jFqwY(fvCazVMy^T}ZNvA?f zKL)Qe^~vRm&w3hMwZ5>U##8O=v5QR*#GMu81d{=3$K9Yqj{k8!Ni4j4hf1^a`I7R{G7!NO4W=ibiyg9m5i?~9 zCPoqq1)l{}kj(|)FHt$mD99ccS;j{8VOEu$M<~c{Rx#Z?*CJt_;JTudr;Dsm;?_pZ z!~KG(8OrH5WYsaXrhV%htb&Uj3#ozi0rnOOXn|}9?nM6l<9;-EWcOz_xAr+`S(~OH zbkpqZ(s@@%2RT)!xtysJ@(i!_M}2c_Um23llmRFro9!~pXz+ZCgf7C2U_cSQiO3py ztWH^d@%fC(uGbMOagOXU>g!V@`cFm9fGlJBY7~&^hWISx&qr5+>86Q?-(?fqE;USy zb;)YiY3(8}RC*$jv%G4Db4? ztfsz@tW=pVt53bqi?5qrXrP>c+c&)ssVXx5P!*ta-q(t&+|sQO!L#b#n+O zN}W2xs+6Gi^Jet&!xhu#N_FcC_53!QX*_^1BgF4@uRL%g#~^ROIa4xR$icb?fHZyP zh}tcwCnA6JHTW~k!#kq&>hih}Ct@ z>~b`R#dczWPGYr$*f+?M*aDvC?gBLzsi#1kR=OL5s#0MKmTtjROc%$H6Em_d7Lr$*8f@@R$M|%XcquNS`_udF?99!}^Msuqhy} z!M$zm`=?29YIkDzk?eO`hdx2$RLTMrV`(?*A!;%_pvQ$NZ_Hx;=Sg|&6;%*#F>*>&0n*S z&g2NNS{`S!MxYpG)gLU(>cxdA9cD6rXOewzGMRP#1d>rjY?emp!%rG!9i{BSC)unY z-P|xSo?$HBj{?gjs()ON=SMzQFud zN%qzxGHdg3Bn$SjSzl6mHrh>i>wU_;IF8L~^!B8&^JbJa>qX?X%g>ZGD};oKDAurb zCx(MyKqEf<7@PGwZi2(C83Tn`OSv#5m-|ENArxvKO(e7CQgYH>HftuO8;&*1nn>Bi zv24~$OD2s?d!ejZO_A5$LKt~_>!)KNzCeM1C?JLxInJ!gqiohj6vM2#4+^t-aA8V2 zifw1=Qj+aIfy{c4k`a5@tZtM(^tfSGYs!BAILyka(jL8lVl-pCI`G}k?X9PkwXi<& z+FUf9w}rpq307?!#e_4p5;08Vwzd8~k}cegVptg3Us%|N3saJ~6Qq7lvYjC7=JA%c zo9^rm7=W50m9AzkO^zK+EPlIyg{2Eh5Da|@5>^(BQ}--=Vr;l}BlG0>u6?>enCi3RygcRWc8#;iJ@$4hj5kz$^EUV)Qia4MRe@w0aQLm6hYA&) zmDln72vf%k533tL%8M%)UIBg$iWT5jepH?DaeByMcCCp&XgK444r+P)dW0r?lr%&Q zSiVF)H+0RX%d1K9xS{IXYoh}{=jzz_;Jn*VwP0-(6fz92Cd~#~GZ@3oTn8 z!>woWket){wHM1)lVvGDN@l`}C0@nvnZ=n@JRHSYUd35v@n|aUh~g)`ipQA64?HF( zV*7_DCkCK=Ly~Y(z<4;-nfm4va8f_&RZdIuJ&M|S<)Glp4^cMYICEHk9;<%1a!YW$ zAld}6`dD?!XU&374Q9@kf_UHw_3O{N1?LFj9UeWcGoDbZejXR{2oqB-@idFud!y9$ zpC<$-3f9enHR=g$wl8oIi4aLF(@uBKz*1nR$p;7o~vKM-MpZ8yqs0wfjM z&iI_CQKGCGl=7MV`6L`ei6XZ)eV97#OPBon&^7WJmm%Ns~LQ}H&Fu? zafh|;8?LTj*H!*=@R~d8tdiWRyK4QWwfuKCweL3{ht2QFl5|S$3>ZPqby{Z(T~l?# zDmm=C?p|d(Nd-c8hu2e!Cq?5%`N2cUaEa_qHJKB?{TwC=epcgeP>G(c}AMLcS~Lnhkwp~5f{JpRcGdRkc;}N8*q7p zF16L@t&#E|k$iY-9l2^>)xLFh>SFSRu4o?8*Z}B{;=n?;HUlJm2o=UW$-d(t_$yUS z-PSrX9u&IURcO0}FgI^7{?%D^ZX0er)(rq1%6O(ns#?0Oru=a?HEw$?dlzy5y9AZx zyK2d)hDkU(r1L}A5zAZ@aK^4EoG7MO$al>6cN*Vc@#AM9N(Q59`$>K}yE$V&?syb| zhPv?qMuAPu-yUk;Lmt*|S!@t#mTCtn<3_c(={Bo6uppsBU;^^$tJ zt!j5i#&6Jh(!qm=doRqj>>`Q|-KMSDXlGP>rp^>-GQIA_bf*n7b<>#+wlR=~crg_S zrfNFVVv{M(i|N%iYTnMsgdcjt0=RlKm_#dDE)hvLsy}nt-_p72>s&dOO0|x|NY*lffSc?S z!V-acwiS|D1&Kq4yY?wkw7mw)Q~dF8}0SpL$0c*({ZEf0A8#2o% zgMw(J7wT!UGKbRekFzVF^e9&;onx6qMNG1c=cJ|fFuvlM9Wh=^r!Ix=kD(WLoSNdc zQ2Rb=_^u`qRRtf6oz`KQ?4c|Z-IyE91&}g&UnW$ccWX=5Yu>hU zTI!%C-G*<^rRT=6w2DVo&(ST%#GF~UkN+GEl@wn=x}C{DNj-W=PRmNb|8f%J@CP3veE(rx2e6S)G+q`;vFu2u4 zZ3``t7sTLJ10(_G)leITcs_Sr46x+w+o)~4+CBY58ApF^z*p!E=P!4Tg7oooB4sJ z$`Pzm@U4Jc$@^ld-J1*?-wgjvp#R>%e_S2Z;|HWg{DA>csuE`gQImoG^faQrjV`O~;&&?#L+OXIbd&-UaLsu{dsGYSFuUtVhX^rs~Q4 z2~`f*1m@38)yhTD_FYX4yL5?fK+w&)o{S`q2cjoZ-oxSfOq^=J4kYnz3Qe=) zk<(Tn4BfU1u!yG3_O{o8oCU(XE!3Fv;Zu4PV^O*@bO$k|tM3;@v~`Q%%@v&qFCY78 zgG>^hO%rKGNE5x3pJ74AyIc_7UGxZvWFU(qI6whPkvrr329TJpN$!2=`I zp~bDW1+x+9jQbTuh-i#;O(;o$olmTRUaSnB<6(V`SjBT3>Y4*_>0csPH_)5)2;gzN z32|%7v0lXC4jmT<&3TD;kJ+pAyF+hKcXDJer!3wO(j{)SSEIg~x2~l}E4BR($^U6evyMmPGgt}3>v$P{ljBgBMW}mlM~I$-Be9XXrpZ(}=R(e! zcLoRQn!Zj^_y3SQatZZck4WU*n#SmwKH`DFtvy4U5?PbD1#yZP%G@UTh4&e5t$vC+ z{9tlIAnOp!^T3R%#CTQZXtMg*!SKjo0%i*$3wIM!vUH4(TdF4xCM7Kpkfg5r>kJY6vVIvQ==Fi;0sQ;docMt-9(^gncb9 zm~a;vk&XbUr~T(I3V?tjT9G)d?_j-cH2PJLv^S^Y!0$0n0A=a&GzYPKT_K+<&e zkb1HCK-2|KL%v&+`b%yfj{rm$!QH8o|~Uyd@I^rmyA##eV~ynLiE6K7PT4y&%4uPH0vYV-=j<=FCYBNhLv9y%WHD#WMY73rqO~I3- zHjVamE$J;)QO}+TYdw#ugl2V!TG=UUYy{leVCs$RKD>&-PU2;FpJr;alNnKGsg#!2 z^cGT1|9DQLVkZ;Sypu`tmIQV8Nt<;ip9NSaVldl0+@FS~RBIcx?x|F{TCzIkRC48y z(fLX&T3E8WDhW8>GnUp!KZt4XzSE<7cMd>+D` zDOdGj>9P81!s)1ogShRobBPBAwW~#7wAgEkuCO^%SaAdcfR;3oy0OVwuRejB0TnK? ztP3~`YN-oOx3Sl0$V|nIj=(sjU7}WSW(x|ATduj}U({#^$?>De}4XoE`6ash(SKF3X_EGzD z6z+69CD!aGnVFAn_KK1`k_{2E`INSZG^@%cRd)S!>u?+?qITSi&@;x{l}KxaPnMSQ zff1_$2+qgAd&F4Lu#(R})BPsGeTf%=)rFHfvBZgrrXB-5roGMDbIohL_$VYdzD?`@Ai1YiDb#dB23lyot%v%Pl9kl-)8jQ7!r<-2NCd zWT(++>*S{kQ11&Kwl1RF7-i>hw-B3~X(G*ao*>fsWcMhM=9(7QB>e&&Mah(9*VaXM zglolPD89++#9zbhVI&A=z9@p&&{>LpW%x6b6kPHm3vTGGM3Rjo)yn7U#JG%P2?0?BilxAtS_GPSiL%CKYUlVGwqsS{ab%U!DMVDTXz+5%+*&JeVYYoaF)`=Cb zLPrR|0`3Ujfa{5(1NM#=>ce9ADqoLQkDreY{F%Z;XE_|L&Mt|J`;$DalOCY{LTSAc zt%S64I$Y@7hp~?DyqcBRMigE8Wl@Q^VP1%z8!pljmq!b`I_QW8@2bU4uUhoiYf%s- zYVlqa*Wzg}&t*qZE##Y#>XMS^j6+6%V)ekQ0-g;esusUzMGFNc{Y`c`Ggb*Q-U7=x ziY0`$MwpANTU!XMTOyV*y;k8d*MTm0uYGEmdh0^6Jl(1`zL*da z97bgkK;THP5vGp3I9?u6Q{8hhRjv`CR=qS#9&S}fUyhVl#;S8JCCRmGs$X1cE)R?a zF-+Zmqmq0eR+TP8EnV>V`=#o#Bbp_ij8LOXxCRYRG`cbT|QWT$)uua>e zO=F%DrGui_m?ZKy1{B?xlNA0m#*sq9m~Xi)3OcTywUS)I?{XgYdf z$d^LYsed*M@Z&-bv`1>-^8?`=zI|$NJTA$_ZORChqSyy`zfNVU=gqEDxWH-}48 zDzk(p7GEIr1wowI>Bqj2#37bYzbbHZ=SFAzbuEtm{#;RqxQLV6-9{YJ?e=7OVh3{=zZ#Marv3jkh;`4R}dX~@iYFIhz7 zXg_uKoiG`fx9-%Fy9cUU?<6z|V_e!w0(UZ15LdJ-dIl=iAdp?Kp3)a8sez@@^0$F% zL!7xTsHBc6?QcCz3|X@@pD8IU3ci#|>W-r^}a_^Ioq|l zd_^yFYmq(+W2KJrI~La${!)beRKUXLr6=WQE4iYpNeS{?iH4#WxvA{xmU&aA2?C+5A0I#kE+H654m>b~Xpso}4WNGr0?<9N;n5 ztsS8DrQ>FO6u#=uFO;_bO`^5Zb4lrr;YUzbOveAlu@H}5+a{Po_c9u$axn(9>U(PMl?-1h@(=BcNgj<%$<=v8pUPW#x z^mpCzl{(d}%#A80=!x7qcR8bFCE*O;+mdUvMT%BdBC$FO!&0AA$xnpMbCPSnMS3#E z$yF3nmm|F?+>Geq7~SoIxhLE;p^{WNbbuF^=te1c&blPbwX~8{Pk9AS-&si-qSX0E zqM^ps&QA(dI^L07z5JvY^H{%oxoNjHG&zt^ISfe2RMDuJ`Tx%;!v#qwjh?{Jis}DH)!P>iulu-RK02SH}&8dBv(u|DPEcKr{wCCip4OE zN=j9O{5z4WNe_l4F>J;aRKOUYenowo1xka$EL^cNW&3VP^pPju_n_D{s*Y6K^;4h} zUMc3fgq4tbrCqoyC`gJ_j@*Rr0;Jl?uQzlo>25tmhMs@OuZ}W$HtTxo{8>iNir>rX znE-g!^XQ+FDy2p#e+c%NsI2^8ijuvM=c;ApH|3~7z555CQ9t@!a%~AhH#l)ia-9s4 z+AHBOCngvTU;huu)iGEa9CZ-2g7A9mt>AZz;i8W%L;2^yz<3#n??|EuZY>Fxk{)_d zgaT$Mo|SPGla}ZP=?0$udNx73({ONxH|>UTU)rucz*h|QxN~<2>ha<}o-bG(f_Y_j z2poF)n&kR8L~2rR_f>WphWS1;x!_EWyV?fQp+7(I`|sRXRTmK}0OwqnT(fObB&~q_ zzWrO`)pBlcDI%Qp1;M#qEBn8%O0F5zrC57UaKa7DvyY+7$lk(PgueJ*li{JqS;A}W z%d&3}GuFP(R5#FG)+tlX0e1>0CB7)ftC9Svpxg{scnztpG6MDPR6}am@+4M|2~C*jNJ zT3=YDnh_tOrE!W$ap_rG^t~z>TO=jzqNpnE=ae-tD?Ut0iCQNtE??I=hz+jmH4aj* zy8d0F*YyV~DN|QaL|tR9=yhGjJl=I}c0sS}p^}Q~y8qh0)O8y=7}vESxbCWJ)Mc-_ z{^n`c3rJ&HZLG9{_|H*N4Q17N&n#ALvoVX^Li0=hlC{yR7sv($9xmp7r`LfzFXmoj zE($@rVIGT7;>orCQmm_Yq|{6~geqo6N@fl4sw?l_yl=gh?LfWB9%W`~6z^%Q`QssL}HcT8GgK6$TRDF63M)8xNtc#KA4$Ff;Ni9R^ zS&i^WoT`_vx6BdJVmQOm#~`l;vo?=y->%V!q;I_}XOPS)7(3MUTB;OV;~Iwz>d%V` zx3(M2v@unxXJ1YQJXL3UR@|+Bk?;}o%lu6g8t(F_Rup-B%D}mKI$+5%cw-SuQ=5ntYx* zq{FMHPd&@4i3ET`J3S3#dg>qe_s5P{RGvkmv?JE6mm5j}u7fqDu8|Rh)7G|rN_%WO zc0%WRs#+k1jb?FDjnFngEu$v;jO1$9T#B)_G)6!3GfRoTVEu+7Wg_~_tIef4%8+x2 z{pQ$___dS5W0rGZ>m96mdQLF3p>w*mkHH@nFFh5yn&QN}Qe98$!I)T|}dit%R} zEmN;-5CaePU;DN5kj!;WPLQHwE0+b4IZ_$qowEWY>U-|EcYzE=IWK0ao#IuN)%7Y= zDjQDnqA1L@qm~q0br~Cg&vju`EUqQhjSZ(L_81-LG5TjT3>$rtZMaL{Qb_7XzkRwa zh{x!GI!M&Xij59IIUBv=gtyUSkV~o~)mN&Wl<@7+8fto>)itAzG|{&HB(*4}cfL`^ z^XKZHSvwwP5ckeboua(?K`p)qvRlw7II8?4xf<7%+Qd}GpH2|F0JK*yjY|F{JlupL z5@y$xLZb;u3uc#W*Z$;M@!I8;W7x3N#bmzogaL6=@0>oTJk!vZ&{W(`YN$Me1lMxQ zamm%Uo|NL-3^uz~*Fq%s>myZH&JbWdsiratZFiua)Lc1=kO5~n9lca`74?uTuF^(Q zko5w$m-m#~3YZK&0Ev!`rLM|UBv#j#qLgOv?mkL<56YItQmwf8)KawX$Bjyn^ekgm zACul}g3+@-`bfV-^tQNS$9a49ofOU z#;E|AoeUSPL1eE5i1IQL=aZp&F%0h9K&ln`AvLXczkmD)_PI@^q_|rY2vFE|yLfdL zUv4nXD~45D8el8F9^tpTsT3dB>9}bg{?GPZ9|B(mC*id#SjdqxFIq>6A zDIOn3!Zscs2cr=%KGqVka)dPHc*n{lU~#NuA;Gco6%rgPu`qyRrOIJFR%UzJ=D0|D zV&%j^5i1X%o*XN^pqXQ(Az1GbEA7C{vC{IO9xE@xDI6=0lA~!DG8>~mia1s>kLs~< zTX=?I_ZiVH9($hsp~6@JtcaCUa23bOmq>7|yoNr>vGV#)sdx#>)4o zFUQJRxQkPJ(xWT1Zyk z1+c(%z$Qh|EtwGI;y%eWsD-pwvBHKrEv1%9UpRDVO9c2=NZ4Cq4BG)C@>)udC>=n# z-4gxjQBa~&Fc4NcAh~*^VB=a0%2O#)W8csBNIq(_KjUgGqt@k#s2JO-E%8{RXdfRT z8qa?3{(!}9id3)q$bAMM55+xU5bsM@virrpv}ReJAkN;kFWsp(n0Zfz0Z;D*ewlsg zk2=M(FD(G2%)T@u-8J|@DZKgzsEybCzlD2nn$Sw>pp4xw_N&c`4jI<-8euDEE7-5T zNCmWCbq(l(NusEo6j15=@94P0btM#m_2Kt~tCtj1>HA%D zLcm`(ckS+hQ(v41`_aUNvr0W>ae=ei!rPLcZ#&p3<~K53$=<2YgaeSsZHrw}savP) zMk27i)JW+H+Y;JIbuEMT)4~Gx9U@$g_EJ@@yt3NhpM?Y?G&CqT3U!1;#7Js;%nWTo z!Q>f9@*zrf410b zA8zj~zkm3Y!ZruI>kz_YWVTL3#f$nnT}f|4<7i;`F?t{ljOd zH18jBk-+|;gOY>VA~3^TCp$|qfgQQSay+)!ExBIoggro=0^MVC(C+N9y@+^kk9`PM z-f_J|1?4@Ky{!U|jRB{}V`Fu|yF9iU0aA9yRYS0r_gJ^>rpFMl6?^OvG(CH4JNwkj zV+C99>9Gt{nmyJW3HDe+)D|9#RHH8kD^*2CxG!h}8^`W@iu&PFKb&`+@|7&Ut;A@H zxbG=h>bE5WJZt|3oTYU>214UeP4KvC&Q#)AqVYw*c}bk)Y&nVc1j9oYrj44lAIL}6 zt8?un8PU093e!ouc}rDw4)GyBVmp@SU8J7MKb!P5@vGbPHF0G`OHmiZ!sk2mWz45r zFoi`SY~s60wUQPfUJ(#D%o0a8gV{XV<`W46E}y4;u*0)LzYZP!Y*Mna0?@b%gC{Uf zSuB_EI-|HBUg;4uXfAd1no2rYm^aKwoJH*81U0Vq^7jo^612A#=@$+imG8o4NLJEa41Jd#id@BkCgU8<4v8!Ys$ zG=z{ZU+GHdJ=j;oxW14jKV>b{Fw{p#c%T}f$9hA}VH?Xsr2z{4uLj)}tmG=}BSj~N z!}0WYEp)&8b32%avVQ@VS86BK{roHm5w`m&HNjEL5tZCz@jXiEZUdFTrrfHiQp^Rxyk!ehaX&+FzcxEEyt8%7U z=?->)Yh-UJ-1p&cFkr5t8!VJnZXw>L_m;ZYXNs}8Z94x+0lZzZu8di4Lzli%okK~T zs}<1rxRdV)Xu^vQK0MA0C=mP)Y`uzG~xBE z@6^c`TezzBmm-ro&}eD2sJ_yFfX(9pqAh$zkL^Vab(OZ&muR(DdyrgjMUS| z=TD|;Yv{o9`%ASN+%S7-F>NFIQ{aEi3K{$bG#i1_Yr2;!;drI@ASv+80r2gM@FWf9 zH4d&WtLkw?>g54am_-3hF6~v4BFicXCM5@$#!B8pTL>kzbE;XRTRFt<5mb!$6l55& zmc#6TY&IjNdJsd`VoUmPR?sEo zdyvu{mQNSs0>!5&u$`&&?RL#67$*xx`tm(WE`X?gBe)8QEBk4B%G%mfaIFzsD?rp# z!A0MG*Sf3(Zda$Zj$r$Y*c_IQy4EKJ=f}kP>ZfFZ^`B4Jyaj^MqBC~>M#7(cs`zQT|hxTYT_Np7sWXIXCYS&)LR+ zr7VwObChdD)a*Z1%we8gW zE=7CHIPy~Dc=z8FeK@PUqM?Ys;Nei@4@Jqtr9@wtm+M+RT#BeihGzdX#YzVCdLMIA zCOQdaj;~@RTDqI6@YZmtX&K%>-t*#pxeV{+;Zic<8MU^$T8_YD9qXpMQb$VBgLgp& zpIFDZ3l~O?rSnN~AK>R1o{E4*sZXRG?8LQkKWChYlh8QF6|*kdEDIzxbI z&jr}iP}oyN*mDgd;O0@no^wcRSMV)Qwuk4_?_XF4drte=Z$`ohjC?t{GwB5aq#U`o zOj@Q%^NBL}=9n~JlQ!3+MVPeLOj?Xd%Qb27f@X)}1tzhM$+*a*wJ~W+Oj-w%mS@t^ zOxgz~t*c2}ZqkOBw3VRQMU97<#8oEaD3kV;NgHF*)|<3xCT*ihn`zSWO?U!iNnB*o_L#IKCauV%<(agDChY^0cEqHuH)+RB+D4sb&&e$|iTNhuS(8>^(lnEH z#H3v?X~#|46_ZwM(yp7dvnK5((OgxZlzQ3m45S`}w@k(hCe4T5{^G#AV$ys~+I5rW zZ_@ltCDlw?HIo)>(t-tzf-ux1hMJ5KCN0sV#hA24CN18iH8p8IPV?e@#lTBJzlQzW@gy|-6uF2Tjq`hX+ z`kS;|lQzhtEih?AOxkjjHq4~0)M*I9Q6_Pf$vDQOePz z#iSiHY14?d?!W}e<`=04QqbDWd?e}ZI^3wXwp=E!OP(SfPQqMK@~QOvx)$kX#?{lsdVp?3c#7uDGQ(uFv*MGuA!e zmM+plujw9XzZCiAUTKfWG;#g2S9({9T(@|i)Vq=bU%L7ol={2c9+J{Mxr4}oKlVpy zF<96CC?(0bCbU#ul-G^=Ng5(ytzJAuigN|FQL4Jm9G7~6FuIKr?y{Yb9z}Zj3F#~@ z&XZDH7qq8?Kc~4>Q*zjR{ApAu-dY@37js~-QKegY!|SD5b%S|Nq${|c64j&v86R#R z%!`?OsMI4<#4?e|MHL9q(uG?+lS@592P0j1_fX_-${Z}K=!mZ9NCk?jnL=FZQFI&) z)4t*w1)DO*%PK0?6%|*YDAW|YqTZ}D@)1m zqF7zQniS%?tVylB%D#zoH9Id2EK8Z)72H*S12-$kKVL=xME*QqMgb@zev^iIS-F9& z#1TyitW3KKD}S;nweMmG5DcuPbvMPk8XIs|qND;$KOur@RB@GdQyO_${%xdd=!G)Q z`c`+=s0+ebEz5G_fi!QU1vehPCvH}-{-WfqU}L1~%EdCy0;S(2=@BnjQ0zV6zFn83 z?q$ibm&<6|q`Ro!6~jeSdzNvLU{V}bfR}zvx={X9;tU5%zUmduH%em(sijCde)5V+}}RNr7{FjytTL*a|G8d zExl4|3ZqS>KcvPGNfwvkd|BuCL#pEk>Z)7PY+Rb(mY&CDg}BtZ!@0%cQoWROukvM~ zEPp0NE?gzA#5g}(lGAW`S6ohsOT5g)(c+b@a{WZuw$bOz6Va1(c&_KF80Fgp&~nkFScyFM(`4t?1G99)Q||i zIYO7I;_|GxOy-O29Y`$3&xPLt{9eaz9)1q|=HmA?eqZAE1%4~>`vkv_@OvM>yvOn1 zUi^09=fgx_ua{>JYHe%JB4ir*#t zO7PPVe{iMiK(HKEk6h}=46aPGtMYi=(jbZ`cJ$*pxdj}n#5+1fj(0T5-MNa-NEjEq4ei-|`Pm|Byr6ZtuPPMu2COe{G=!idGY`7c>5t*)P&v6w z5jjU@1d6kYgYl$vyusnfTz;1fQ-ln<(q$X^7Cms(jzZ~fD0)|scY zz>*5H>F>JgE^0DF4z~*z2|MCphesIiA3}Ht3sX2kcpxr@p^nTL_G^`_;<&llgHTe= zl(aHv!HhPD(I~2c)*qL+G*ikOZh!&zX0#k?7nQ-Qq_C$yBT$C`LLXd4RS19vGVCFb z{cjHI%{r*JK}XM0yWuf%skfEG5aGg(Mso@u zc4au~{ebI=OT{j<8E|*GkiHXA$RAb!KxeR3?7{~O0Q$=snV0@I7tUlIG$=vGqTg7$tK&oW(Qn7H^avq65|@fS#^3KK8^Xe4 zWn*p(qtV0xTZZ9skA90U?%%^>qZona93VW5OT`|0!~o!+yQl|Ut%?V_W@sGmfo=)u zuw~;5+AsT{NFUq0daUi0avh9f&4VIFyhV)i5>T=#^qFl=IS_JKOVbq5Nf!X5o|set zl$mCVcv~}@sdohzeXFQ2n)dJw2$E8BgiNE7pQM8pC;^r_MtvUcV1(yo_m;D?{Dt2Ke1JHT}0JwK^k7#?w z0N`k&?=aG|8g_rtwvlw$-a+%e>jNt)h_t9$0x^3k@QQ5FN`?FxNnTT%{$qRj&$ zqU|ey)W(7gD2pm|mF+D?aTSd&H=V9x^$Q@laFnUYJ4WBssTjZhNB^v3=+^=L2KlEA zvOIm-u^8h;gH1Kb_x8_nMwthc`4#&ow;V`C{`r7G8~}MOEj`N17Sj|bqulMEJeHgb z$()M)gAWOD)!?6!|1ExwGxXPhUV9J!tSeVF>Uo}~7o*h?M)?vbYby57SLHw|^3OpA z`2rxT?%|)+_wY{4>l#eU+4^A@g zS}=H=Ec#aggS-!r5ANZg5AWfhe3s0E9{_Uj9&vN%9{%xR$s$M|sMtT>d;FvQZ*kLsp>G5F&OQ8N?0LLb zjOF8}4Ws-Glz%Gr&#n9LPfG^50g#*b@XufO@J~~gybj4fD)!Hx|8M^^V(6=Y{{0^Q zxmK=f6^+Y@jB*Jmmn-(qm2w~z#ZMguDFMiZd-&(#J^T~Tk{Tq>SL~nPGB@#2<&?Cb zwb>7W8}~FV&(g|yYq2js*UQmOf8E=eI|mU4HadH9IEP_KGhUqO-LAAWa}ytSPO%db zpCkQuBsz$4IEQ#4DU8JDrEC(PApLhBI)idJ2N956f5dM?Te68xn0y$CkCOg75}idk zoc+B_dYXaw(3XMtxai(McEe3Q8L77yQX(Vqxi2H7gX2E@O=nFGXSx^ADRjHcO?-09 zKzvA~n`Hl&mZM`PhqJ2}(wmILhtG_}r$zU!oKZJAZgM!&yny;J5KfBhy1)5I2uK6} zJ(wmj(o8QTUq<2+a5jlggZ?`Z9Va=Q)9%`VXQZQQbzEKzss3 zCfWbp-y<1mtQV4tk?2rJn8b%a_o$p#-RStp;T+=y)R%$mLrf$-1^Vwu4>QszFC+^g z&C2$f(hh$t=oRWBE&jDuwwE2wCAz#FgOs)-g#ca>0CVmGAj{!g8i#BPq$FF?ZK ze9a4K6(dbGk*3|BNzXITTrZ#}7>MsDanE|r17!cVsbdNw&GAC2$w+j>BfP|CIrprb zSvNWiayT=+fDW~wCV$7r&Ox)3JYD18gXUd_bE6jk{Sna2S&K!?EV&Q)w;j&)Uh)|% z@3ISkx9$UAk;D0w7l4%k76|z_??Zl}!@0^!{!nwOfcu?_T0$2!u%voOw`LFInevQL<#7jP-8RoytSzic%)%O9g%Hcfd1z=?Z zRtovg??e7GhqK5_{!mjp)!-8W@acU3tZ+E@cmXWLk~(wNM?!x2eaL_8aPIVy&#*JV z`vTy@`vCaB;Vke1u(Eufkbmz!|`Cjt&L&;Qwy#ioA0sQdqF|g0!yyXS3kmYv? z`91d`zuV!w>5;c<84TbS0N>pQz)pwrx(7hBvV4J%FT4-=9S-LeQ{Ilh%G`uJuvGwT zzYl~e{Jh;W-)C_sdzgh+Zd@BGp-3P!%hx4of0C_9RuNU$g z?nC|?hqG9h=lTCoWAeZ+0^l40toipC_|@U0gA`-#UdZyNh5Xt3kU!&aMhJO(JTz$; z3~)*S{Cpn(#SUkvmjPCm$KP_K)yK*EkU!yY2D7|fe9Pbv_OF?eT;BeA$iMjqd z)Q~)ITLAFNOa1p4xZ`lrp@?C?LYDtq$loFZ{)_xS4kxxQb`v0j0d5F@zwQIzro)NV zkST9v`RhXd&-;-7!{KZS{U*Sn2IPUO0^r(x0Q~N7!t18|LYBWI02l8A;DW%eGODl#fKY z;#bQp0>be$Fui$mGbi^rzB*ryR2=2XD@QtuM~zp@4PD`10cE|8V)dYG)KR=h`8tXh zsX#~RwFxMT1d8jeO>$LviI8_4rA(fXbVY7P<^x?O_G`#Y(`CkgjgpzV%%_ye)MZL2 zGe?&huo*H#beW}uHcXc}MVV2$OxzY^#;{BySDm$Tgxp52VSuNG9rPM{k<#=UdXc*7 znjhK%%@H~Z{xY25?HC=!ixjV;c#-PpC`s#pax+r286HwHP;NzvHuEC+=qUfk-kZng zbbRsS^E~(7C!&cpg4k8nRuy82eMv|NB1x-N6(K>=BqE6vRj~_F4Z_&B+H0?pDvG9| zgrcFAR5eu%LW5LM;`^SN^V~eqeqO)-ey`W}_4<0XbLPC~oHJ+kxpVJ4ae#DWe+X?R zTmA$xK4|T1&4!$yXOV@VIV2<-cC!>}r>i9H0th#Q}07D`-;>eA|h}XyxkASOxg%{UxZd zx@e+OQbqXE^{BP_{ys;nnkAWT8DS99Eu+VCF`UJxbYfuBEhAub%Lo|VG6F`ojDX2o zM$nj>M%SQ#(KRSwbPWm^-GTx}x1f>%(lsc6bPWm^U4sI)#B_%4X#rbdVsuXn*cua~ zds@KOn;6~G0yfUX#6_}XQO>z(6HSnAk^!4+Vsw)X*mM)4i)6swF|lpxS{1OtCbrAO zhML%36APzHK`3#C3AQr@SD08w6I)|qT}^DgiTRk=W)rJsVyPxplQ3KgN;AQ_reL~> zH88OyCPudz;q*ikquY$YCYu;Db*Gz{Zel3{OP1A7w~U}nw~SDQbjt`B-7*43w~T<% zEhAub%LtgfWhCvynTgdku@)xQz{I>vtdWV8F)av8KL{k>|6!vi+fz;qL%+l;{W`(#-!;bP1F zTBocxb$r&YpS3mwX{tz&BI6ZVqsVbZ?kQ5`oK)zj$Z$pGD6(6TONzXZWPii+)^e6= z)O_x7x?ZfTHQteXw$7bbNCdCHp`mz_Pj?B7vC%fsK2=kx1m;y&SJMe5bn#C^i#x)MCD zNcnmi-6!0phJm_IxJxm(PdKKYChl77QRJZ_UiGy|fUD}`&Q=YcQC}Nisjl*oseXtSyvx1zYi6O+-|{&AD?^ZHc@Z_^g@Mg^zkw8@0brGp(0lzb@E__iw4a z#`8S2?xmoSrMTC4Xj9FNd$iJ;!?1rV?I(4k5PvoSI~KZ27=$>k5hmC$a`9W#eAmyG z+(9ZXFAvW3U2*h!EoZs|`Bi45&l`dXnJA^0`G zJc~PeXvyV55B(cn{DQyeq}6!ERsLcI?t7k47Y?&%; z7MBk_w0nz-dF*eN4*N4ZYd>i~S9I3`9jPP}|ikx?IHB<>zM2&lV*<@iuP z2*?u5EwDIVcr>pf3ISPJM|zdIVu#y{xQ~d+@d+{-g4jHuR5PhdiH`jU$fJN# zRiv&RqE`EA9UL4~Hw|6+(7yI!bbe@Q@-Kl`lz=S3|HoCtcmIFBd)PEk!w(Tv=hp^m zwLzW_)T$=mdlheL={H>};f0J?)XMMcI;#A>vno3I7+M_n9REIB?<_v%6~BQge_yp% zDPbhbSrNK+h0@}W2L7k*Qr?K0%#GjCn%6{*o@Y%Dx<;1YCw}c-*#5RUPk2XbQyCKE zX(WE{>v76dBpiH4YuM??4E$&jl|iKl|6i8HZ|UGiN8j?B{kz|6`~fXdB>A&Hb>7ul zTU(~`!#k~5*5B3Kk^>=-p?+?r|HS9&erHBX;3x%kbbun&VRT~?njILYAa@5Sk$&uE z+Q-kd^ZJlItr^6U;n#(je`%WFOO{_jW>2o!I`S^oPDsCX};&|b+7@Ls^e9Y4cG zJfq+|RotD-ua2Usf_Rw1H~LSS39nfZ?c+%s0<4daIppcbbTyj7U2{c*4#~k3p z0+uGWIiO;_R3;WXpx>B=Cp(}=ObbyCs95img%Afc`KW24vjcq0G||Wb6)TxCQON=Q z*0k_!TuGTTO$#?2P_dFJ3uhII69qK?cczI04#HWciS-VsSa_6)c@F4t)516h^n__) zm;)+S7-b<~TylxW-(OqO~chpbaq--)3DV6^)VeTNGhp`bEe&kb~G8Sf8I2F#13c7PV+MjZ*@Qe zOvC9Wnv(XTX?T(Ynq%4>Wumjw0!_O?K$F$`DYy9OQzur6U7ObX?UFj8g3d+HPMu`%XY*0Ne<{0 z)9z3c#eo?t(3{iV4sf(-*vmvy(yp3@YdfI1K-H8P2Q4vW`T@x=gvfDUap?+cPl37i z+(<;d(E3*3w)myUvh-= z0IOm4TS7_sZa^bh!KWSI-vO&)?{`3N3RJqW)&czksLD^C?TRG}OGkc!>4rRQv%`Z; zc%nF56Ha6NvwU9@m&bJW!ZbJG$Bu=mYQplA&@RnPSe{_p;al)lc__~)?eKYmll=^N zfNsaXHpTsL%3#*(dJ}%f5&p!4M>)btCOpm&4mIHv6BhHYpNTIqaloD?yx9@#qJJ@w}j%-|DpH*g42Ajn~HbiN^%tUm-wasp}0~i=9-F292D;e z#rMMh+f_fQc*#`k;h-oc55DYwC_aSXG~XOk@!seXSMLhNS`q)9<0`3m)>K^TpeTMO zfDeXZ@_#gkzf{aN6@45O#ZNS-E}lgyEe0QiQIF&}5gkL~YtSdyv9nfs#{Y_VRm|q6j$=eO$&xNH;#>A^^OmL7s zE2NX9_!Yn<;wh$hfP;9BX?$BL=`>TiwuAH~Q+iS<=_Qa>71a(!@DpFtoD~&#Nl3~4 zcrG->$dK?+z_eJz*y|)EtM-FfE_MTQRUGID+f2BtBP@P> zMm>i%HsO>s@y;a67}LbUDr6ZSfK<#fB0wr-8KEGRvy68^+_H>dkSbaAjlQ7nSw=6A zs%n9}`hnf2l(eJO@$>TPPb62e78mfeF$|*9G#=Ww7VyI{;D0UPtD`l4>*9jN zA8H=f2?g91qrIkWj(X0U$7t=X$L=V-CwKU)80f{`QFVw|R}xFn8saGFS07A3Yl8vTg};QCn|4e_@_D zOe?@|Cw=@_)$Z>jseq41%nmH8M&>yan;qz)s`ao5r398yqu_G~$XO{a8Tp)dj>9{i z!}-dszw-IqIJgy+uiRRj&wq)7TW{wJw`#S|{|~q7qI>3#9r2upjnUq)uJ}V)`tc9G zeGDx5{h=%+|G_Qsu;lfJu+*a3AOB$q1CiwiN7xG}JjX7D<#&xhHO9lu5jUlA*OfO# zmy|!o>t2pmNYt8GE8SH2_}}Dh6Od2w@3LL;e&?$av}#(d@aO!i1o-FkyYla&-?@

{(-VL$*o5P;-!bCXXazk0@af5dn3kw;) zDGPu8#^;ZPh4sHl3n{+|3)NlAm`n9`Sg4((HL&LADGPOe<6%j#ke;V3oXX>0Cc(nw zJZT|3Pg*EnVqta|Y7IYo?%^bl)cCJF;zRAtvJYMtGa3G9<$1p9L+$ml7m0uOJpV!P z2Z(QUe(^Z4tBC#k9QPFbJmRy?@nM2bCVtU5zEJSd#D|~bnSviqe5-T(FTn>9Z#~Bw zj@O=RzYZ_n-*AG4KY4HcnOB;qd0O}9a^Hz?w9>1}(XFTXq>0dcRA2GqPxGCEze2p< zX?|Vshl#IxnpgZ7{0`!8X7lcXUrqd%**rn;sl-pu=IaGNjribfegS-yc;f44i~b}3 zD$DOh+;hD4K(mAv@3$qxY4`e<%+BS6hF8B(|LuO4DcZR5wimB$#8KJ)scBm03fhvp z&-h0zb#JF|$VCxjTMwq=T|TI>-rn^F;$`nX!&i4NUcAY}HfZ(u*0q|u^OJ&7*lmI3 z6E;lAHCd;*YtZE%bwCa`Fg6|(D8|;n%Gi|xe*3c4-ZdQYjilLvG(Us2#e}`1uqc7; zAZ#FcBCssNjw$T6!2HPLT(Y+w*bTzs`Tfgyn;5%Z^KdSAPnDtsb9eQ^h;2vsASGK2 zS*`cIXMAoC-P?8$0?qF6K^wHr&W%WLsLII0qF1tY#KViXk8#mExQ3&Zs=iPzj36^ewsv~K%kDrH8z_ykh~EKoj|rQggiyh%(o57qXZ}n4iMp zfoXGXu(L}TR1t62^=RZC|1xUa0PMlXx70fr;;WVdKIRXtgHt%7*>L6RK)t;U@g<1A zvIpj-s))B!18jMs!7TqyYt4`BLFG>{l*gZ{4*qBl2E#GJ-sNH6XpQ*g^V%y;1<=fe zW{0;igqxLRYzLUHtLolHG?)~=yP0Utt(xw-4g4UokfaLNelH4~RvMciu&mP90f9Xu zEJ5i$1*Ww?ecTzQd%G6kV?!6JkJpsIgfF4=fRs8Y?0~@T5!Q?h0kd4;_w&%X3$VT0 zr=rd95#$0DjYc$9MYkc^n`9AfNV4S^vyv>L*ZA(6Ft!cR11eg8=wcOZR-UnV6^%x; zAIT!xnBPZh83l+|lBiR&3XI*;R1uw`!JM=++rVtJGX-F#+L>k*85?3}qQSJcGuyzp z+nE9|4=_Che~s?hTUU)emTKv1RBbXk@sCKy3ltW472K6VHu*CO$%kcuh`@xzd+>Y}91sU9`^uvT8%>;mgZ z)JD5PTtxiKLHrv;%9n?AM4U&JS9-C^;bY&RSr-%5MPb$>z!nkqp1|s&$nsxDgaz)5 zWt8VnTVO~u!x!P7skm!2;`2z$Q(1ZnOIk9ru6z_(Z>^xRuA>qs97W>n3K&qIYpq}L zf#v9GjD-OB@hGaQNyX><^Pw0TML^rw8818qbO*Ei7z))Hk@q%e-cEagwg+?PA{gg znuy2B=OkS+2rIen1>UN%vXZPy*8MwFU_4u=C3Or^&L;``oHUO^vvn`ig)s=$5XyvnJV_BNmhhM3yw|6Q+dL)GB_C&Ap!frDL z%<^p5n-+i^L}Y1Sc{UI-h&a2xt31r1Iz5ZJT1(gm3Y&9ILoaNIrRQB}pVfSwR}NB2 zKk_k~u}wTFlv)f{m?yt~4p`Z9!0HWC*dYF^*iQBqSceFOl^A!|MnpX4pPj=fYdZp! zcMfh<$D_9R*HXC#3(X`2!05Qx^C4s@NJ$pnLwPnDv-f%U`A_<%{XGtfXkCsotuFT>0UNZt{W=_-PLKK=~ei!0+OF2QOic;j))W@(li&5YDw@)L^gi}84+=tXgAvm zW`W8)bT7uX*%==&zWMhUm>t+suGw_ZS^arn8K<2_OEzaxH*kC z$8TZKbh6z^rpfC!ia4A*Iu=AYJP{okm?Y z1R8)5vyQ7vcT_b=Q)!pofi-=)+8w1Ly>Ob0yJjPvJ56~*vV#g>`PekO>pd`QO(WM4 zpG3levSO^n)F?`|m!}Zr z@gvNkJgxz~80%SD_6lUJ4JfBTx_zztRcqLr9Xz~WYwAxRK1Up z&4S5%LQCxOQjs2RH48O)%Fn<%>zu$z=czalj-z6{`#) z?==RR3Umn=(GE`8V5XY#L3olBDPmI-0Hz5suBl)iO)BNR$20g)Gg*1>5{&0ou@s4H z1HhaFBh0v_f?52M=5uHsoJ5)-m=#P-Fj00U6--Ys51+&P5JaT+E^jebAB^-q0E~+% z4<;XL<-=mEc8_SS9Hpvy&j zLFPu^UEA^T^F?3ioix<@qKA4X=LXb1_8w-@-8C!PM7kXC4wiM)q^f-|tH6kX>Y5EE zg%S1E%@dl~UhDha>?E9kF5d(4f?rusv!?+Uzi324Qj_b*BI@OHFUU zjI=Y^VA_C@4;n7-VV`DC2>??Dj2!Q&VBAVO=wTrL2h_^s(;#4)6-u(C0fVu^k-)zl zOhu~bcxtT$)61T-%lnK~u`>Z+ZitSMDK;TsZrXcAHkiF&q=PO)7&}6FQLQd>f`h9{ zV^@G_6HNJ3IsprLp;o+Kv_rvSvOkd$jGm>bj`W>Vcd!*mleP3PQ$fN2539~_d| z0){eHYZ8CjMy&3L>m)o$HB@3rLuDhiyHJzMbQsRuNpzVKO)C)%Kq|%+|Dr6q-@gAT zmJP8A_WE-fhNCLzd>tZ2DVWzN#WfX75gGY|%H@J`t@z)4YB+Yl=;5k$!8|VAC9XhS zy9oPIAR7WlN(&5fg@70dVw$i8gySJsO(wQf#5>T$l8tyd2+7AKmk8Ajl?Ip})g)p| zMSKHIDA|aQGwW~!&fch8SdYb6SymqT#z8>LRj#QJKtsu`bIAtZ-P%pHmy^p##u`Cb zWeMit$8z4Xr6T^FiaTW^z66tqa&i=&|G+2>Fz?$n5P#FIfw+}4TwNj=dxp=W#Xq}~ zmEh!4@hBjjga94~N;z3scekFJs5+HP6do=qz2w}&UCSf`PN@)B1Lk36be1wy+@7jF z2Du@tawuYgo8HM$htx{FN@k8+q&7qrc-`aeR5Jk! zJFHHtiPh{D<>k5pXa<=_j}%XvVq5N-3w$5pp{hEgYN7jJg;WdjU`%GhNx9Um05cDa z92U7?Qo!`6jb1i0nYZt#cejO)W$YMjW7Z>{jtK?r)|z*%qnB}xrA76jYVLkbb$8ch zNhLcl>c9u;z=OK9opag-fu}GdJ52$YY_dX~W>Q^rn)f~^3UNIKpYInN+Y|q-_Sj@5FBMlyKd95U!BP(wAMSgAX-SWC8Mgm_1+Br^bNhU^)M)U zip^~X4yk7F3C-b3>MW|kbbv{-R7QAHD28O?H}&$)lL#xBm&-dlr6{?sN^T3}tYuQf zJl)y(ACfPbqsv>%r^t20<~ED5zhY0qv~0*d@{dUZLu8$^o;P7+1GB zDDzBJmfEyhS@AkO1bE0y<#RgX?GbMUla0(upNm-ywTT^7p1WIN`7DZ~MZFzNOQ)?>uQuns{y6DKQDC>_iK zDb(3Ijs)E1F*X7MGS3h&E!CloQ##^ql;D&D<`TxQc&;ea|5~z5ZO$R21mKY>bUZXj%TPc(hpewae52iZE*Kox$n~Vb zB8+{?Asq3Ul*4+&<0*avad?4l+u0f->#c*!Vm$azJqM^U^P~&LR`=4FcUO#~elX*W z0yN-^1u1m{QLky@xTUjJRkdMz7ho1rcbxDVEWt?ncU`-N1HVMLV^gmOz8^)EHGKoj z{HeTmcVrX_Q1m(1@TJ&BktTgY@Sr=U?KY(4bOQnvz=&1C)?gXV2juG4+4&gFhYtC< zu1EU1f8(|rz^AHJ)2YF7993Xegu(U(;$F0xu1DN`3NP!6n!Pz$4Xg$$@JNjn5LMG^G+w{$+ULc%heO*N>Pd4t~Vf=T3R5! z7X-v60yTrr8hT+9F^nYMQJaX)etM;fKG+OxTZJz1uQU&Bs?hess`EA?a&<{ujjpO} zdfWDbDaIlw%2R~6c*qx0u3l>}&Cu%UIEWH~pAjpiKWy$pq(*P7OJZ#ot>@HnEhay) zeqzKrO$4)p7E{-QU?!45I{xe32ajaa2rKERuQ+vFhYBP`r-@+1!!&aAb~*?~tpBeD zAXhxisa$q`kS_8O?*N?KHscsm zSQFp1gn+37=Ia62tu~PD-N6M|BeF&-aAc5PUTa}0ZNZoaBZp-=m>>RQXOjaQhZEwY zqLXtr36Qxh!7wK_Q1TcfeJh4)X@SNen3eJg^HwueBrq*c?3F|dgnW)2y4V+m!2ENP zbf^=j90=4DP6}zaZCKPGEl+$xz!cf-q=Pvj7;)5+1Lh4}A~W5BcmC`i}WTT7m# zN}io7x!wStU0QJ}4g)oj?eanB-d5oyBF;ZipGa3(c7G32O)AGtJ9V;?TGhZu# zV?tn^5O`1bwbq@&>kr1lxJsSZ+q?`p(cT`6H6{`9B~v)!ot<~kqYx!-+Td!pDCPP7IKITz^x;*7uLA7d6i}^oo&`0+=W5#__ta`-IFuja+6P)<$ zvYc00bkZlv_Rcs|1aJejbk;0mVmr z3y8HWxlo?5+jbWa&k`OuWch8CvGFWp&mT-KzZC_ALf-fT zDCm^G8;(NCsJcr;{0P5=RBZ(m#Y<+R2v|CgjE3T7z6Hd35YnR3tKf~JQnVEzKCTRp z8i}VXbjuL&i?sOHfI3fW+&igOL4H^p8}&a9+K;kVl; z;mU0l?L#z%@HdG+Mf_AhB{#aaqM5#mPVT8_*FK6q>7i)a42h^KrJ)&pu2R8-2#z#?ie??>4D0+<2d%mjp+Z`0W(NWQB#2;y(_=$uE_Eda2 zXtKy4juKA#s)VgXYYtHSP@>~p6(9FRIXsHw-XZ#!AK{_s;vR}-5Wg9JqC?nsp#lzhP4Q*% zS6>C5>5cM>NN36*y0_wst0|gF2By0y{^IM3?zpQQ=zLGn5R1Z-+bU`yd<}KNlSGS% zW>O!xm`o8b(HY>#Vd~9M-jo5+>qOrn+KlMiGz$FsD*aVd(g{?MLBR?S2~l(#(JOw6 zPi{a}ao$@28Tb>W!jX(O6s=ZW(PdNCt z%_L1`<(eyCW=lo8Qwe4^RD2og^|dL(LKlVWx}yDTie97)t#2tlD^StR)F}@-DgHn` zMKk{vHH`6hQ$}zWS*WUf(0xT4Jy7%!(G^s(!$dn$ubxA+TxVt2gY-KRjqa*&w};AJ z8=_Bz9WnlE{;3kKQ^GzP-_NKwUm;qpvNBY*NXchcQha&^HHEJtx|!%6q6dj)5j{)v z3aA|aJ*kaqlBaE`BpYdXr4!zSCYri54A;}dvXzEyAT`|qYPygo%F(*F72QlVwcwWG zhx~*37oBaz9R=*6ab1r18|3LdqGf3OCRR`-e@wWwqN)KGqV7cN60J}22cM~Y(#ejs zA&vjHYbb;5s7fahO(Vr5now>(R|YPTp@zh7>#y|xqT!ZIHT8sQ=m^aVc{C#yQO$Hr zrmCDkC9goV8PPmy^JuE#VwxGVh@Vc5co1zvbTf^Td(^ZoXq05oC>cbfDtRLflSZ9X z37Sxqc@gbQ)Q_ke)x=Gj4<1tuG@vRSM8j+MEeom zi0C6K@o6fd4-M1!GAiS)G*cGVRs1z7>Fp|tFYKb|d75Ech&4ux|9&*gCJ>FHDK>=W zg}p>GY51I>zVQk*-C&ygf9k0+s7-Q1h#sbi?I2A^%VP6h*sKiN@@hMPoNQbsOB*HMNOiRKbspX57tr14*lJj%CwNHbvu;bm#h*O2H` za=1M?Jdfxy+QRK48cV}*4lVDaX!Scnv|m{o|0&m1Nk(X@3eycmmr)z)y%e8Dv@8v) zL>e`_h;F5}&!OSgvsl?JqCT^Y`pN|AD-Dvpl;KAniXNolG?eD}dBiUxzB$pyM1u-c z2C+mpIx9OpiJqvT_)D~5Ng+DvkbOg~jq7#TtCpu5jWVVEWbwsxj-AD8Y(UU}Th+ZR_PxJxNXGCrEV6(4|D#!|= z8)@b%k{ch4zs)o!=hLdRfO_X6HAAtQv|-pQ74Se$3Ni_9lzoPgo z;>(hq80u5Gf*0d|5jl`Yi^4>r(+K~D99cr0ZU;Hok(w&AnaT(clCsG<_fhm(7eyzL zPMV)+bu73hnCMm4g73bKUulD)+givm^( zP_$!rMPnN%+Oj;#F9bGrRWzJ>_j#H?a;PRoR8{HCNwGZ{yg~CsIAt`E)`|?WSGT#+ z>ql}csN@r9eh5h>!&z@AL5&R6q4m9h*87=6T?r4O3?7o+J#sjM3hfQvM)JuSB@q0qQ^!av;>YP(4qh`e4qdj5(>Ag+VpY)PR?jh~{s!$U|zNYLJi_R#< z|8G>%XzCQ-5nWbZRo&{IN})16*-WN6y&m!YG|alv#I%Lhl7WPONS*I8Irb(EV;war z$NwLcFpTGk!P888#+E=tBd!zo+;2BQDnkElx zt9(Rz$bVCZUL3AV0T|^HM%_CYs^bt{3Sv{(hCF-VVGOJBMBcd&db|l)9 zXdux+M8k>35*ks zi8dqJhG`6q#7=QL?WV=wGh=j!W(c}GbXRYms(eWRK#fST|qK{j$O?=9G#_PtR z)0Wr>KIS5BgU9$8H7)nJWw6oOxKvZzoSyG*RN;YxjhYp2*JPUhOayakA^55m|9G&` zywA^{MUo)Q&yVJ=yN6tzyFB{Mpu8UU6ZO@&0UWpEgMm!xKj%dZ>Tv z@Q5*EBmAR+!~COsecAT|TCzQZk=cu1Y_Ia_?;91Y`L%e{_l?&oY?*5rJ~|G*Upj8l z^pmyu(D#iFRc>)hOxQU87~h~iA)&!7#eXb=?}CEMnO%^3P#X>|tHXbN-*DINT(|JL zzP7qnmd$GpF?zXgtb^2xBG^$E!OVIHPSoe)hZqgJu5SQl@oNZD8Y0L;z^1>B;K=KY zIeX%5K})v7s|8!zx*hwnP3yPu&GAz2w(O>ND-m7Zkq_{))vy%se})*<_0N2m#%r~( z`Ib3XRwQ3-&5xIJ3UgwYI%;f9BYry6sGfW)NZ8%@iZ^>&u^roAsWrRn)3ODd+OsV? z(z6xYRbcT-2#rnfWhV+OZ4yGm;zuH$Q($3bJlWG%TCkZF+pv8VTd~J&z1Ujc)+53a z!=n4gz8x3o8y`P9-gg))^lcj#KYB#SsQ8Gm@PvVpvEidX^o?Q9d|M`!WJAEJ@K6ZGbNCEswFJ>Li_Pg{M&X)Gl^zF_07ekG(I%k`sS~j*s zCus?xJ+7Vz_q%HBS!>{r+wfLlhHniV^=a%{I|L_sAjmkP|Ds_=yB6E~ zdbW-j7dJXSu_wx;N*l?(>gz3v72z{BMil9rzM7sX3|$Q7&xaYcDjz~&e1xmJEB0X5 z+G=`!Fn?pX(YVGVUuNwg5(+EI^uH=}^~uMOcl zh8rGrZbLPRqK<`&9`4W4KY@W1SbXh9wM-jErQPDksE+4UdRq zscvvAn!g%uyqUb&OVjU0Gp2=xMkWkT93K}E8N+6|B}Ip_$zJF^1B3iSe0v7=89sqM z=%VSTV&K}sSOhyoa7qMuvB)_nEOulB+v652YJr{gr&1krlchS29E*gk_i8pY3r8`a9M8I7cqA}B(-mG9c1H?6d{ijQdFuc~PJu{b21AH!Qm7;jWO?C+g8 z8oezza)Rh4nf^R^q^+9eBu|YnYP`8E9tOfAV-k>*rhr)mES+E*R06?9D?z^AkGstF|HN6_YvRyi(bWw zmsN=)jHZ^;e9Z{M!zDKfs#8BiaQMUhStE>kmimkOw+m%cW4%U*{t*=1Diq&Fw~9bK ziQW6SHT!v%h2L*x)N`FR-_j#mg*kV~YHYHtOztMU+unOSx&m55?PR=xoIw7QVZy zt-8*3^y>neVMxRHI*tVq5nuIz5oX!2INE6B^z{N!{H6TOXd}}3 z;09GEOZeJow8dS1I@;)7^U67UJ#2kV`mnserY{%|*LIBOO=FBc&CW#H9YI6qM3Ns@ zB270^qtFqB#?A43U5wGR&ZXP-;^sG$1-jc1?L7e!t0v$JQ-0qY&GsV32+%$~V&V0E zv%Nl${hn!Q#WtQm^M$hcXW?n6SWH4=MkhsthPCv^#fl4OEiI6C9*f3TFoQXDQDf=x zx+XG{dx5C6<%#59{zt9Z#*byE(f(dw;RAAQ9+u_&mC?ql*5?cOm{CSUqfMwU+s@w` zZM%7O7*F4$|B5q)03sX*^d3`sitN*U1K6+_gc0d5#BH2L*Kx*p`i&q z{R4d2y;f~Tgoljo8Rr|tp0;Y05Q@d_N&#Bum@s_>8#JeuY)uOoHv);A=*fsHZqgj;$ zt<)0YADa*npXe(jjV)LCRC(In&2Nk!N` zI}5z8FQ(V&-I?a!&p+5Nv~P$#tL3eG`Gy3C`oH5J8JHBs)^-Z+(XC%k@KKPMz>2%* zEM<*&jFfrqZygg6Gpgt4_?WQ7NcNx`(}F|#2RfL$&>C4|LhsO%rF7QW7i-|H-jmI2 z|aYaN-^Eu>pOi8)ahJKOXR^sUh^ zlx^zNBcOkWD1I}Fp;glQ|beth>>qmE?@KR4ER(`9~JQ8hO@>g?0C+$G7Vot)ja z1)#UP1-#`O81Pnbx1e4qZ9lfOht8gUCTeu)dJ(QisPKpJ*qHpFyi$ zfmxj`-fYh{Pp0G};l#Nt5w1HDxH)UmV` zK(jlR*r@{kQ@C*YgfQ|+wg_Kj^R#h>M{;(@VCvy)dRMvglS5-lH&p2lLU8T{5$1ei zMVP$_U%*-4_U{)G8qz;BI3&owU$4l(;i4dmIw@8p2my>96mU3O-brV_K}}~5wuq2_ z4ij2G|DZnof)m?@^2Xy0&*Vp)2KdKBv1gqIV$}7CiegjIp;vDg@;79-Vu#Q|$L|*! z469-sWOP>hR5dOicTuBV)Ll{(EEJ;v={tpmqX;n-^$+UXEhO}vNS53A-QW-me}DG4 zJ9-Jb)46G2k{sOEyD&q{ITP54E{T$!>7vZ%bPIp`dj{kJk*;n5Sy>;0lO#eZIzn>HJF<=;qD|As}cC*_+$x3|z6m;X|J#8I* zW$I&8$5%fJ)%7_dJakcnX;(ye^roXRX{&pQEorK|Fx9mcJ|bt!?+Trn_e8k5P*m*z zJU#Tlm_jf31cTw|Gm-RAh9{o$auba%SOfb_G&(1*^wHVcVv)RPriO6+91$Lxi&G(M z5B8Oh5Bt$a%?rondVU)6Gv^7Jy$DsxuQKHiq~ytzdom?FV%XS`zHGX0%m?9-@p88L z9J5U%`xMj5vC9@rZu2y;YTWo#m|KNO>Fm}zCo=5SZD3(d+ zF6@OZT>QYu@WfH-!4HkYHuTcjS(w1AG+%_7GAx#1#sYynK*+2PPs2SUqa*m7kBzd{ z13meR0k-PNt6^m8LWt?Z!_)&XOk>ty|MVOYJvL!fk72%nJ(H4r*_2*m#zsaY3>S|+ zyL-ii#*9sj80X7Y6`)j`(?xE37K<>8i}2(U5nhtvO&MNWDv%q?M3}Ntgqsm2V}~!9 zg9!21jb}J>x&F0RsNDs&USxAZO6JM%nG91_2}ASNh%i%zd)JEil64}Syg`I#cL~e( zXYSzfF$wIj-`jYMju;mjnk@Mf;!LLpJK^WU^88c-U-T18Lav|Ap6wP^QuYWd;<>O; zraVGQIxwBBktsdcOn)D?9*>_bWxFr&_mp&%zs|Nvxr?TSJxEJp8AzEN`h_sDPlg3D z#P0$E*}G3PNe`9>qtE=k+2Y=w>{f4bK&n52`hyH1oAH(1wK=_o;k4d5D+Y#{@@qaf z*?7(J8{eI5yl&gn7k%y!zm{xNZ@9dVcgbNwzp>HL_5+14AoS=kENX#x4jOYpuf|(X zHr}XoY=fnb=yk=XP*pkh` ze(8G=&dV0zjUN!|SI+aUQ;fP6e9t?@Xxr%c0!tvfmTrmiWh)oKsPOe}>40l=sIdx-YN7oz%tA4QHkWSEbTBz7x_ zdx2QZs_SjY;LQ%H7TYj!$_o-%R< zddFeRg$@fF{(*1*U_2@oj`U4LNFL+|N*}Wmbba1Mk+xNaHxRO9 zRg5_Uq{#C`U0?B&5XnHu4C%z70n&+Y2egTgND#*wG3;ni^CQwtb|R^f`$g8QCswbet?fO;ldiNb`Z|>+w{|qvJi<-~5wlM$JyY ztV7Yx!#MW&GR(a!;`vuZ0qsxdzXc7CjzFhMVz)=4Yg|Q|=E)|%#n(pIW>~KbD4@~u{}5g&$zMMsautR~K2&+vLPj9U26x62G8(DElwn_-0L7eB(Y z&e7qvkXO$Pj1#A4*9W4JVPDrT$#6=ph#y8srZu)3S3wTzHQd?GrIwd7xp0hkoniF1 zUU-*}nQrvvU61NzymIk887?NxKi`c@1o`V-R8@ii@=(3kWDbQgocc5JF+AD5L43d| z{ngjmllMy>9Jh{$iAx+0&7~vE!{yZ@_--eox{YNWu;5E^ae(B+9>3R$ot(%kCfI6f z7gKS*aZInKvkmJle14|x7R3JAj%Vbz-T#7GHl2D7}9@6@c|u;8oV&YXjyZ5=6~2d@xHLT zoOhmWy!zI|_hr>*hw6H+u=Ou577h{8(}y{Dv1y3(V*3zXe=5CLaZPC2JIt*iys(DR z;LUb;*gpch2W0BYrJEBf?4DZ=2jKzR70SD9$2s0@JOyIKJ`jq|3*8*(Vr=~)!o4!Q zF2mI80@-t&SD0&5?~*nYQwRHQ_{)+9XN;&k9BXVIs_GF@T;tTUVM5MRL41q{ zj?|9KF?zTz3JVf${W2UQLK&}dI!qX!74a|Q3!-?J*+%WEZBfq0VX_*(fZpL>g=@LL zO4r`mH%w?}{#*OoD5jbI{4z||=?k%c#({OvmZ%6LWq|CbCq`VCCWjODK&{B1QiS6=mnc?9GUEeHIcv>%`mt_iH zlWM$O=0v2fp9Cz+mn;r#_C(0?EgS(~eiybgWcUc7y%?~1H$qx{81e67m3>noo_e&%puPQEbQKZ+d~8HC+xHgewqNY}5+ zaM>*pe~ge>y+hfxk?`^cWb$tdd{2Q0ixHO5_4Rilr1AS%SZTNU8E;sRMe^wTwkFzP z4Enmqj5hKGSMb_P$n^qbb^V15&)yU9>3@oFD?)n>;wWu$l&ry-QL3eYtlR|cOeuR) zhSLkFVM1G@VGc#fhWQz*A)b4Ng(k*FM1+12 zF&>>RCN3-V-)fqZtK-7CwQGSqqgllmblFOa>;kv6OC2=*jj#WsnMnZ z`(g`L{!g|+L5!T!(Re#%U-RK0I{&2vesqdaEqZFq%R|VQosN}@{Uvs{ z2)D`bDMIuF_Dejkcg$#AMmF3c9FYqzquBZc(?fRYL##IFB1w3u+BP%@0~}jYUzUYe zI1*vMi!4&`xd6tU49_5Bx-7z?L|LFa3mlpSv!QC1rKc_Y+z?yk3ad}U!WE$;t{T+4=oMd&U2a9okKqP4**^8m!>7WW@M2yPn*G{B=|Xogw;o8cyKp2)*Ju7MGA}?V+U-h` z%sJ~rS?KH!Uv9UZAIf$MKL4RuI7*ETPxQpOi(YQW-?+UUk9;WG@lraRE0&oqdn~fv zC&TGac;CfF)uB)E#tyB~3U4hIL2$tnQ3@aNK3#2H>@U?fk1KiEAv)#{I5C3%2ggbO zcaE3-e>tAnJVTYX>~>4WOZO`sA1_~heYps)6HrC@i!6&T=v9+9th2Nh{9&Bvsm`}$ zymXoiUk<_-Y!zj=@u`T<`$vQaWq2DQ(;&_A#>d29Aw8RF@nmUhVF}v-yy3e)K8bDH z4m*#9q%Jc$J)tEwdC_=VDz?y#KJf324+eabeB$uH#7?G4@61O8IR<;PtMe?p%SM~K zF;xr^Uh^NlMYV+=*>~YW2$`>*hm5kG@p4Oy>eiDV@%zv9%CF-w|E$=AJ`-LSP0A*62&dPMng+6KfBZztlwFOdw>G49y`b_%Z;Y|c^9Ls zWfz~f%xJ0=Pqy%`w{6Y%&>lwFa{F*Jqkk`~a2bUupQ*9?!J& z3+}-yp0_pPosZd?mic7`WHV;zyy9G=DqnF`cXj`17M`(vz0p~d!lL66#naMfb1gjW zJH6H`-wM;yQ-oWhjvIAclwz@u_~pX!bx1>_%W%bP5kE6Wgn!F$##|9km*K^^!a)xs z(wD87%`2`ns_`yA*bM&u>qc$MKf>Kw{756Cq0SD^vG8)|ZEx3pz8X2)fHu=!_HZS6 zsO`r~SkGO$n=DJY#fPA=D^>cDs*4Bec8l{-X?w7%@yxfq-a0cC0tHgwsSH2+LK;Aawd#=srku&{E_5ACgww93i!BKBO$z@;%3Qzq5G7b*T1Fc#CyLpT3trLweQ% z;laj*B0Q2V!ZR|wut>yj$S|9Wc<~YuZeA+FEEyKcaNaWE2Om<$s9kr;d<%NhSZs9q zh^~L~3*@jA>AL>8kka^+)3(}9VkdKdzJ-^sY&5O=?Mh2LzI{lH87&_kGQ_U?uvB?m zVtB~T1*Ht1I0&g}%Z1@ZGTbb~JcO8b#Uae)1r|AvZ{GsRH7kVVK^fkc;gXdC`Amji zuH^IA8}*&U;(C6ebnEphg1NU8x+kQ})K&IE)~S(R%9U$hLg*7D>-y?d!cfEH^Xa9E zwBtA=_DG2WX~zCC*Oxt%$4`6l;zxNsW0CTD);6eYT`i1e$?zW;u3KZ4ZzoA^6zf5e z#PRMiQM}nIJ0T(z-5?I8@14 zFLEoEVfF^(ql>5VPL`kewGBqgvd4DGj|6_&jUL^>@T|P}9CYqMPS=-g6k*;bK4hcO z$a-T5zrP3DyTcptn&z_TcDK_7*bR{DmjZ(P!rS%Srr1ohVC z%ON*!D<8VWXux-F!mPT8|FFqu@ATpaB&^xWD{MBZX{VNBXIRs4E0ZbA9{OC)snzPv zTp^}Ywth7p<4T=u;=8mB;-E>K6;$1~!Xh7j4z0Av75=2??YBSYyEhx|ZkJbBuyfe3 z8PN1?!rN8bl<_jlR!ZYn`IN0j<)CMH<>*k_{VN?S>%8cW8QX>Wc^MWX6uUT8+b1(JpUNGkG%mK^zp9bb1FLKd4oXQPg`8V7v$V~y(do*YK{%!5dI z`C#66cr?2Xv9ND-_wsD=UeOT&rSC&q@fzRi4Jt0&U=hbvICLl$v+|s8WaHQD7RvT* z5RLy(bm$e|h`jg7aO+XtX}eL!vv7mzJChGUpzx@0%ic{FY%JAHKNBYkbB?KzIeeF` z4&Kb2+itXX{r;4&eN5Os@U85tD8J_p!+qfIV&=*HRv0bmFON1kcB$!N*Dxouw8+xU zjv{k}$a;uiO%j3{Klin*-Wz{xwnRsaurFDeS(cIZo|VLY`w=R|Qf2RV!Zr^ZZPaQi zPChnmaTLrEGiVV+FwQ4+&p0lm9?NjY30YX-xjampvdyu; z2aY?I<1bO*dr&}4eJ`>oS>D!d6K_{OJ%$aF94EQkRGIF)JWlX*6T|KwecAgtnHJqc zKT_JNFMA@)`m&4s-Y%m?7(StB$L8*Y6Q>}EZ+K*wa#A`Z!)r3Ug%Dqusv~~;3VCb0 zWjH?jO^lEeLxOK$V3c@r{8Lm*`YB;zYBrDBZPe0s?7$p&MX%O)+A*ZfJS~jL7aM1H zSn#R}4q*`BKmhGLTSy!@%}?z%YV@A5)1g%2g;orEeiZ2!qy_T?P(9)8-f1q*_#RVK z%86Z&opwg##@AfY8(RF<8B_IT5oXFT6D^rY?yIabB*- z%uhSNpYr()r#E7POWrG%qcyq0>dfCoxI~7je~9=p8E%&0O&LCt;re`$npq&idkDpx zh}GkzliA~#SIyQ-Vg)Dg8M<0R9*D_y-(9HJ&|lmWR*w8B!iO?EUMS*s3;FeZMx8PX zzOsn5XeM{sZ#2}Nenn3;+ds2a(x3cbiR4{Bv$+kJAr|9h_l4p$gv_emiL#9cEWuu( zrC*R<`VKQQ9{$mxVED)Zi;RfVfb*io<~$Gu;=9M&619DJ!mKya=%(HN&ceskGv0J# zd7`SbAR~_SL^$W6YK+H1ww&SCW1r|BOCE}}Ju=Lc;dvQem*G8x>TLDEAyGX0;i}m2 zVcf3eZ+>OesQcHUe{GeJ_~NiwVGy~+qadZ-J&Y>(O|RG*so##2{Im>7B{~ND&J(EK(ZSYqKq#Tve*WI}3w{(teuHEn28?Jre+Nj&QUYSn| zRvCG zZ0jvPAqQmUHR0g_54QhfhE#VZ`%@QurE4!r>)ukacU0sv0ZsKr*x7hjDZ95?2Q0Z4 zO5W%%nPu+|t6z1KKVRkj+OzGRPIc3@%l~r!yLNJhPRqyZ%FqX!{4dl$sE7Vq>5=D1 zu1$9BnZGr1!?kmQe)<2fYtyCu-yBPJh5BrgdmDcr2rE@>uby?L57*p9u3hKajUzR( z-?jH#yJ(a~Yhj(j(~e2OYN7A1g_RF=O%E%c^^XJcTzF>q2i=eAemL%C z8aY|#+wIyZU+DiwrIk-s>a9<^=^PQ^tvTqE7w8WK()CLKz2$?QdPpBQC>sbzxtFSQ z&zTY$7Vj^Xb;==MXm1_=Re?RM?Bfij6 zDdBI_zI0rdPI|(^F1YrGnfia6Yg1i2a+XG>xpsqVPt3Np*(T=&U7PYF^eu+e*_s!M z(ss9NPq}v79F44+6FM31uUq5WM4#Qzzps_kUEk!nnvv?-Df9IIJ+A#jS}#l0(BvKd zXG13v!yc92nwzl0|Jq{{^+@?{zGhB{*7m+@7cB_=y2JlMAmO+#^L?JC{J_PX5CyLL{D{-5I7C130R>s`CcwRc?`zfj{7ztQ%DYoiy*f@Z$j z3N6{`FO)SX$GP0qEELKW7nVCPEy-O9A3kHw)7r^0QZ87oy|q~XKe|NQG}nH&RR7=N z+Q?Y_|4Y{{aP8{vG_pflJdTbh`5Jra*JRqbA0-&x*xQ*b?>eL=`wBJjzB%Qq*;8)l z$p+YZ%J-ZXo#G3Hw+wIEB38a$htI7gOS=2uT1v8f;_lu$nO~lD$W+%LREJA%gUFPTFIYR=b!Rv zVSULy_yf6}Sgl4|ege;Z052&;ijCf=tD$%M)|`@s80!6WN}{n64fBGVv^};dv~jop z$*eO@`$FSegg=q(r?Zj~zd4j|kH7q5M^5_&>H9)`2Xk4*ossTYTSG1P_{-%UamLr( z+o}UH_J=;-<1g~+g)_eA{=F=7&-!ZpJNormU+sTKm+Exe?uE|Cbd5r1eRckwvPM&W zpPpS7|L6>DS6P4US`m*jT-z%KIP zte*N&j7z$iA`^1zgLr?7@FLZArTFAK3T}@c(Z1^|a>-1q*JvADtL-A!?sx5twYfs) z669{ex^wc*z$@W}w2 z{oeiaQYh|1W})A7klsPOqr-Mes(fPcBnqv&V1<$|NZ<97EVTcED|A$&lTYc0Sl8~9 zRtx$S&S7((@mhJ{@xqubAnQALE^Ro0!zsN%4 zFS|lhG`d=%@>yBerfY^2S|zB2SkyZCyc3yRb_G&aP>M#=BpT+8ysmAuv~C4z<4mgaPD|GU4@YL{=ceP`h=q4` zT#V?tWvjS$xvIOfxbK{8OZN@d@1E^1s{^*U?t`wq;o2$7bXc^sCrbR7e9%8KYoRkO zCO)&M|8ifi(J!aJw=?VO6)KjEDia!f)GwcmT7OvNNb)U_SMcTitKg~N97n9b*;DrA z{xaY`;CkRo;0SP?r!D_o@Lure;98ZnU%nSL8-cYhAd)fgS@2G9Q~3!3Sx)af_!sb> z;9wQ&&wtbw_#U_-IJ~O$Hvz}i5SIF0cLaW|X$e8_wl>Byz=tGR7hn}QJZPK#qezAtB#eR^TgeZ}3WRJa`BAF!&U>Tss^88~Af@j^nn1$>1lzzqZHE z`@Dp}hz>SEdu4g0IJThubj48cIPgU9crf#){3CzrKk}!6qcDC}0D-j{kcVjlf0)}M zJHZXXMNU|MBXCu4V{mij-0~;_cLYxY_XQsY2f=}32uwpD8N3ke54Qzkfe0`QdH>UHgJbg8gwKN)fnNj1f;)qA$YWQ}D+9nS!6U)T zz@d|}|8)UYAP|d$HQ-I)_27fxP2daQt>D|>9pD_NZ2mpq65xH{X9EZvLZA^i5&R}N z3ET^O8vH5vFYsh=L|)qh3&3r_tHJHSfn5khBajSU2>u1U1nix*HM$Ef0L}nc0DJjt z0qTImz^{X|8wb2D2;@e>KyW_rC~!gWEO1fqx8PdfIBU%uXtv~|Lbf>^P(`74Q1$d^b z4(6Gz6PRbZv0yvX$@2y%e=z zG)@4QYi%rh#4SK)jK2roiUrOs3$H6Mf2QTPaU77J>qOu^B$U8_&%jY_ZNL}cM6i51 z*G*XDE$d$cK04aCglsY`SXzz?`QyC{4$UwgrmT;@>{#L%NO=BhOZW~Pc-MFrI1l(D zxJ3`^&zjW=mXb}S1^)y7YOQfUaQKhLlY|4hgq`MEU=b2l%`?^y|7*X0ma$ys9j}No zE(gvw$5_5O@A^B;Hf{@U7-#%Gco0|~d;vG$G3>)>Na)($27C{m(Azk>-1XB1ih9qu z0(kvGPl2YT$CQ#;w2u z<{S41C*l|w4Subi_0It(fLDX3zis_{0|@NKCP@XKM}jY#EzqVNHlQ5%_vyxs!58qT zkY7-9EA$19sV~9hF#ZQ{q3t$45SHBrl-X>7x4`#W84m%El(U^~vd_U=z~dbUJ?cS1 zU}{1Zf~gBxf$@FcaPtMccqGsxas*7D$TUj61Nl8Ky0D$=d%J|7N8`#QFwHAV!8EY!0@K8D34FbY6%5Z~ zD?l^L<6!a7*!90A0#vpP0aM*F(Xl*Xkl$#~E%XDp$sOav$fx4vD*Cg_D=5v+B2PAS zjWe(Xih)Zf$@bTT>If9XfaZ>a-r(BS-yJ+1tiM016AnFV{fodSE*c*ON1ZXwp4al1 zq!>2_uhZxMx&R#!7ziE$-YZW|wSO}B0s0q%+hT#YgDZp2g4cro1P8$d^4Ts4(0=nK z0<_=^0Mmvu4{TN(&-=--JbArsyWkeMGaA|NiWBG*(3)3dDn70biG2V3GCk zCWD*FZ?P!vDvaxY6cYYm0=QHWoA4*+!Euz2WR=l`cH%VYrhChk$&2i8RP&PLP0p|kr zL@kT~&+oAb4}b@P{{WvsffD7cU@ZEZD$8?%1~?|(2KNW|F%EbU2t;CnPp}JSI}Uoz zf+q{K9Q|Xl1@_nk-V}^aL4U;rTi^%a>OUJ7m-9tld0to+`8AaF@wWsMzU~5^7mrQ! zF1Q#t=va<{r)vt?B33ZGf-FG57xbv}E29B<7*)g))>W2+ zXg3zHo#UWK?Oz<2`oD5dYJSk825>Z(I>0}{)B?7u=&t`kkAA?V63_`UJ%M2Q0*hC& zetHA-EnCf}KX3?`9>Jwx`UI1}>J^mr^8T*muK&SIzhHUUv^pU@gQLLo4eEQm+E4Fb z!>5huA6yHjhcJ6(>!**fJ(ym?xXQBsbwUaX%RXaFQDG#Q!ot766c@ItV)+ypE(TL% zsP6&m{1h6tc-C0NhHeYY2_TRuIIL<36dk?{rtokgnBv1UFa?NBs@Zso5T}7DL`(rw zj2OsY-3HK**a%Eh;s7v>i9dj8PP_)DK`~zqn~x^N=fE^74g<&6aa%xM|06)dV&0lI z0Zoe?z%(w-0Mop95KIGOf#+;IO^k1WX=Hq?mi3#NQTG2t1gL1tQri-!Y7Bv?Y<%i@ z>!-T08JG&k?%9x&yWVfAbPC6^7rlwFPlQ+l}v9E2pNL46xf3Fc~W z|G;(IL=_uY0*hW%?VDZ`8&3=8i^c(uI?ky`pqBFjn0n4UO>F{dI_1YQ z+@pZH&H>=~JGMnvfNAgi1x$-)wPrd#5cH_?9O42&k6OSRuugG}4{?iBAUjxGQg02PA4|*3&PiVDQEuX&7cfrmZDhKrvF!iCS zU}{9en&bLUpJ;ap=mO9yx)w~oXr9-spPtc%VERVi2h%$`15ABrrPpmdHKJQz$Mv5+ z(Ml~WfnL$?!SsvzTUtLoqs_qdjgA2?EN2hnxnTN7SAppv-P=;mzq-a0lAc5Y#iWJb zuzm_kTY)JmodTw?^Z;1IrS80PA54Gg(-AfwJ*M3P2t0Dl2FwOiWV#qkq3Iehg{9}g z6qn|0Wd$fOtq0Ch!M4aiFny+h7z8LbJr1VeG*@ezkfPHU!4#hM15!ZCa+(dMAvFU`Q)sP)3BNZrfD_rTb57b>MLNHSBHaXVBG|!iS;jVu?$%Nsqa;2XA@G* z+6qiX>l83mtw+FAw))?;@l>}q08`=mC734Hi(oany6b=L_BH|4tuKM8aP14ed*2Sy z8Q^l|ZIiA8Q|)>ZOvUR1FjcR`I#@kXzS{MF1Ojxwri0;t^;&kc0aU>*2U7`Kp_BDf z4ch}uMeJ8#s$vg=6D#2QpQE!)KzD2%FdedUz;wy}4W?7JLl+xgqor+;BVamaU+8N6 zbj>aRrv@;<_l_k{KKmKiB($D)1WXrgrEZo_C+$aIx@pgW>8Nec-SX+GoevJ&u7M>+ zfb!aGJ#0XeTGn3+OquP6U`lP*f+@Gn*3-sQa@z<@*=@);;L&<}3<Kir=X(%Lt#8S`mQTHJe=s$_Tfo%) zR_%xDKfS*{_p=G;|1HwrSUkXP3v>rl2RsiWyy1CnE%csJ57nmyN z#$&ACDV=4PZwAi@5|U%g|RxN^*r*aaUjzz zeFq72Ob?oZ0XS3TooY^Z{*P*$B|rZJ_}{lJu0CxI!kZWywB%B=T*MQZJ~K=oPDuh)OdtygM5n3C)2vyCac zUI}i5W8(2B>!5`)nTUGsUJGpiHQfin)OFYU#`>x4J_M$|yTT&tr^Y(~rq25q zxJ?mT;VOZ}Hh_BXxnOF(b1$*}QrKjlf~oyZ1XKUrbgAW21HJ}K9e9OU>!%hx5JG@{ z@T=f;*X%^3AHUUOg1+$8V0yzVe`o#lhc5%uBVK%&_0uOl4h*fheE#QqOQ2u8ADEu; zU10jg%lu&Z^p1Z8rhh!oa_gsuyf>IW^3!1RlFR;&SYZP`f63N(5%?)=febK3{xX>2^H0GP zpnnaf2>lRvvb^?m*Z=S}HX+UErNCxD_q?fKiqKDhDMEi_t&OJ;{R=R~=$F70q?h>7 z@wm|#1Y2KGuDtN=~y9l$y1*e7T8nnK&Cj1^gH=Rq%;mD&e2p zZ245f_X1N9Ki4?mjq+Q8!$_brKHCl;hFdg+#%01=O zN*Vo4Bv4A9FWx4goc?JrCH0?xDXZTF?sdx+xZn;O->r5iDt~y%ES;bHaYO#_-yi%R DR`{dM diff --git a/rtl/obj_dir/VVortex.cpp b/rtl/obj_dir/VVortex.cpp index 3a2153a0..35f6c673 100644 --- a/rtl/obj_dir/VVortex.cpp +++ b/rtl/obj_dir/VVortex.cpp @@ -289,69 +289,69 @@ void VVortex::_settle__TOP__2(VVortex__Syms* __restrict vlSymsp) { vlSymsp->TOP__Vortex__DOT__VX_dcache_rsp.in_cache_driver_out_data[0U] = vlTOPp->in_cache_driver_out_data[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[4U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[5U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[6U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[7U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[8U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[9U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xaU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xbU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xcU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xdU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xeU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xfU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x10U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x11U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x12U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x13U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x14U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x15U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x16U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x17U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x18U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x19U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1aU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1bU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1cU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1dU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1eU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1fU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__execute_branch_stall = (1U & ((0U != @@ -363,69 +363,69 @@ void VVortex::_settle__TOP__2(VVortex__Syms* __restrict vlSymsp) { | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_d_e_reg__DOT__d_e_reg__DOT__value[2U] >> 8U))); vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[4U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[5U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[6U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[7U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[8U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[9U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xaU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xbU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xcU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xdU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xeU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xfU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x10U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x11U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x12U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x13U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x14U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x15U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x16U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x17U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x18U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x19U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1aU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1bU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1cU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1dU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1eU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1fU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_forwarding__DOT__use_execute_PC_next[0U] = ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_d_e_reg__DOT__d_e_reg__DOT__value[1U] << 0x18U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_d_e_reg__DOT__d_e_reg__DOT__value[0U] @@ -4220,327 +4220,1287 @@ VL_INLINE_OPT void VVortex::_sequent__TOP__5(VVortex__Syms* __restrict vlSymsp) VVortex* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; // Variables // Begin mtask footprint all: - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6,0,0); - VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7,4,0); - VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7,6,0); - VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7,0,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6,31,0); - VL_SIG(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7,31,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14,0,0); + VL_SIG8(__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,4,0); + VL_SIG8(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,6,0); + VL_SIG8(__Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,7,0); + VL_SIG8(__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15,0,0); // Body - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6 = 0U; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0U; + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0U; // ALWAYS at VX_csr_handler.v:50 if ((8U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_e_m_reg__DOT__f_d_reg__DOT__value[0xeU])) { vlTOPp->Vortex__DOT__vx_csr_handler__DOT____Vlvbound1 @@ -4568,1021 +5528,4245 @@ VL_INLINE_OPT void VVortex::_sequent__TOP__5(VVortex__Syms* __restrict vlSymsp) vlTOPp->Vortex__DOT__vx_csr_handler__DOT__instret = (VL_ULL(1) + vlTOPp->Vortex__DOT__vx_csr_handler__DOT__instret); } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:44 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYS at VX_gpr.v:62 + // ALWAYS at byte_enabled_simple_dual_port_ram.v:16 if (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__write_enable) { if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4 = 0U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 = 0U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 = 8U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 = 0x10U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x10U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[0U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = 0x18U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5 = 0x20U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 = 0x20U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 = 0x28U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 = 0x30U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x20U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[1U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = 0x38U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6 = 0x40U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 = 0x40U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x18U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 8U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 = 0x48U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 0x10U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x10U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 = 0x50U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x40U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 + = (0xffU & ((vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + << 8U) | (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[2U] + >> 0x18U))); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = 0x58U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { - __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7 - = vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]; - __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7 = 1U; - __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7 = 0x60U; - __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7 + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0xffU & vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U]); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 = 0x60U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 8U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 = 0x68U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x10U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 = 0x70U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14 + = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] + << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] + >> 0xaU))); + } + if ((0x80U & vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[0U])) { + __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 + = (0xffU & (vlSymsp->TOP__Vortex__DOT__VX_writeback_inter.write_data[3U] + >> 0x18U)); + __Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 1U; + __Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = 0x78U; + __Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15 = (0x1fU & ((vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[2U] << 0x16U) | (vlTOPp->Vortex__DOT__vx_back_end__DOT__vx_m_w_reg__DOT__m_w_reg__DOT__value[1U] >> 0xaU))); } } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v0); + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v0); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v0); + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v0); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v0); + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v0); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v0); + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); } - // ALWAYSPOST at VX_gpr.v:49 - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v0); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v1); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v2); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v3); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v4); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v5); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v6); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); } - if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7) { - VL_ASSIGNSEL_WIII(32,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7), - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr - [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr__v7); + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR__v15); + } + // ALWAYSPOST at byte_enabled_simple_dual_port_ram.v:20 + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v0); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v1); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v2); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v3); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v4); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v5); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v6); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v7); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v8); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v9); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v10); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v11); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v12); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v13); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v14); + } + if (__Vdlyvset__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15) { + VL_ASSIGNSEL_WIII(8,(IData)(__Vdlyvlsb__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15), + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR + [__Vdlyvdim0__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15], __Vdlyvval__Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR__v15); } } @@ -5590,343 +9774,343 @@ VL_INLINE_OPT void VVortex::_sequent__TOP__6(VVortex__Syms* __restrict vlSymsp) VL_DEBUG_IF(VL_DBG_MSGF("+ VVortex::_sequent__TOP__6\n"); ); VVortex* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp; // Body - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:55 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 9U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x17U)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_gpr.v:73 - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + // ALWAYS at byte_enabled_simple_dual_port_ram.v:29 + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][0U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][1U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][2U]; - vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr + vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U] + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR [(0x1fU & ((vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[2U] << 4U) | (vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_f_d_reg__DOT__f_d_reg__DOT__value[1U] >> 0x1cU)))][3U]; - // ALWAYS at VX_csr_handler.v:57 + // ALWAYS at VX_csr_handler.v:56 vlTOPp->Vortex__DOT__vx_csr_handler__DOT__data_read = (0xfffU & ((0x300bU >= (0x3fffU & ((IData)(0xcU) * (IData)(vlTOPp->Vortex__DOT__vx_csr_handler__DOT__decode_csr_address)))) @@ -5948,133 +10132,133 @@ VL_INLINE_OPT void VVortex::_sequent__TOP__6(VVortex__Syms* __restrict vlSymsp) * (IData)(vlTOPp->Vortex__DOT__vx_csr_handler__DOT__decode_csr_address))))) : 0U)); vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1cU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1dU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1eU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1fU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x18U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x19U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1aU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x1bU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x14U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x15U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x16U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x17U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x10U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x11U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x12U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0x13U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xcU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xdU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xeU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xfU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[8U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[9U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xaU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0xbU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[4U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[5U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[6U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[7U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1cU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1dU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1eU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1fU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x18U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x19U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1aU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x1bU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x14U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x15U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x16U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x17U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x10U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x11U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x12U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0x13U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xcU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xdU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xeU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xfU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[8U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[9U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xaU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0xbU] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[4U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[5U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[6U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[7U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[0U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[0U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[0U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[1U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[1U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[1U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[2U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[2U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[2U]; vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data[3U] - = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data[3U]; + = vlTOPp->Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q[3U]; } VL_INLINE_OPT void VVortex::_sequent__TOP__7(VVortex__Syms* __restrict vlSymsp) { @@ -9907,54 +14091,78 @@ void VVortex::_ctor_var_reset() { VL_RAND_RESET_W(1024,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_a_reg_data); VL_RAND_RESET_W(1024,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__temp_b_reg_data); VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__jal_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data); - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data); - { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); - }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { - VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr[__Vi0]); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); }} Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__write_enable = VL_RAND_RESET_I(1); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q); + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q); + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[__Vi0]); + }} + { int __Vi0=0; for (; __Vi0<32; ++__Vi0) { + VL_RAND_RESET_W(128,Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[__Vi0]); + }} VL_RAND_RESET_W(490,Vortex__DOT__vx_front_end__DOT__vx_d_e_reg__DOT____Vcellinp__d_e_reg__in); VL_RAND_RESET_W(490,Vortex__DOT__vx_front_end__DOT__vx_d_e_reg__DOT__d_e_reg__DOT__value); Vortex__DOT__vx_back_end__DOT__vx_execute__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_alu__out_alu_result = VL_RAND_RESET_I(32); diff --git a/rtl/obj_dir/VVortex.h b/rtl/obj_dir/VVortex.h index e5540e5b..5a0b9f75 100644 --- a/rtl/obj_dir/VVortex.h +++ b/rtl/obj_dir/VVortex.h @@ -178,14 +178,24 @@ VL_MODULE(VVortex) { VL_SIG64(Vortex__DOT__vx_csr_handler__DOT__cycle,63,0); VL_SIG64(Vortex__DOT__vx_csr_handler__DOT__instret,63,0); VL_SIG8(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__in_valid[4],0,0); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__gpr[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); + }; + struct { + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__first_ram__DOT__GPR[32],127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT__second_ram__DOT__GPR[32],127,0,4); }; // LOCAL VARIABLES @@ -206,22 +216,22 @@ VL_MODULE(VVortex) { VL_SIG16(Vortex__DOT__vx_csr_handler__DOT____Vlvbound1,11,0); VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT____Vcellout__vx_grp_wrapper__out_b_reg_data,127,0,4); VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT____Vcellout__vx_grp_wrapper__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__0__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__1__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__2__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__3__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__4__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__5__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__6__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_b_reg_data,127,0,4); - VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT____Vcellout__genblk2__BRA__7__KET____DOT__vx_gpr__out_a_reg_data,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__0__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__1__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__2__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__3__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__4__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__5__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__6__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__first_ram__q,127,0,4); + VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_decode__DOT__vx_grp_wrapper__DOT__genblk2__BRA__7__KET____DOT__vx_gpr__DOT____Vcellout__second_ram__q,127,0,4); VL_SIGW(Vortex__DOT__vx_front_end__DOT__vx_d_e_reg__DOT____Vcellinp__d_e_reg__in,489,0,16); VL_SIG(Vortex__DOT__vx_back_end__DOT__vx_execute__DOT____Vcellout__genblk1__BRA__0__KET____DOT__vx_alu__out_alu_result,31,0); VL_SIG(Vortex__DOT__vx_back_end__DOT__vx_execute__DOT____Vcellout__genblk1__BRA__1__KET____DOT__vx_alu__out_alu_result,31,0); diff --git a/rtl/obj_dir/VVortex__ALL.a b/rtl/obj_dir/VVortex__ALL.a index 37718afd6095b553e9977bfbfa62a67cf4b2259a..56c5604c30d4f7812ff12ad218cae0737407857b 100644 GIT binary patch literal 174160 zcmd?S4}4U`_5ZyI31lIfsHkXBLj}b@RZvuH@!P1RU0bxYf~6J>${(?!P)(FptSd>{ zTm$W@*kZMnR@>4REB+})i<%%pRH{L#MWwnZ>c(J=*4C(0p3j*xbMD={v%9kqe&6SL ze!dK6_uMn@nK?7}%-p&6&JG)Q!R6Cu|IfffM<09Ks4D-z(I=cZcJxVOM~^+Zs_KMM z$Ke1U9zAN*iDSl8RgD>A%%=^ktv%-KZ=E^5=1UR(zvab|$l-$`k>Zq>3^ zOR}cpL$v&cme*=|yOxh?`425W*7Ea3oPLg$H)y#^%NMlVq2)M~iSnDP<;`0DMax&T z?AMR&#%noW%iFbFr)9U6l_hL{ww9ij_iFi)mc^xPcZ8O6wOp>{CM_fV+3rX!Cuw=B zmVeW-cmUfStL3>`Hfgy*%l>6-cf6L7 zmuh*dmQQHetL2wxa$8%R={Bb((e?kF1UOi+GtK89>|eCn+vih3Hl(1Rlo_^t$Z)!un{+$7;wYImt9d;d+E%& z3kvZ=EIHVil=r=jnb z+-Alx$Bzy;X2$djrq7;90i%8<`ipyT%umVUp1cVI9?Ea)J1MWN_$j}oxazoot1i6! zg3G4Qrl3D>?qyfZEW}s&G1;7zH)YUU`Hcha%4_WVE5E7LVbZrgox|)H7l&C>W^r(aT2;1GU%u!-y#7l&C>W^n^@vPR86Y-FQsx^tqQ_IJdTT z($^-|){ZI2`s6&;XtCKBTy~K}=lte@qKwAWGc>DBFL{>!AZ|E8drMah?V1yJBI2QP zn6}TC{fWS1%(<*i+aI5opKgCbf%YdBXn#^3`;%%ft)EkO@$@;D=n9O@lVEIGx2l~p zckaBrDMDF{9+f-A80xtCn!vQ<2`by%=}wq+@nsnaPdovaNOc!nIA`YQT61AF{%ezJ zYpR%U>TqYOBE3;gG8_t5$VM`N2CgW`0oJx&8P2K{%bph4-O#!{%h6W!Hk$c z(%07Fy19-%@qg&jHB%;;Z@zqan9rl~bXFHfo+MRCB<@=gZ(e=vg;!j0yjG%HoI2@L z-@=pwOBV8>`~>xW4m7aQd_L@#c}mkzo14^xE2)vvE?O+i`+0uS4^C_UGeC&8zxmapX;?u!J&O zXQc$nhbd;=<@L1G08N-@{AbcoJLLMWwsr<)_kwfch1(#=KMr4L-A~!)UVU#%&5njt(L+>7ul>1Kz0N~xdOz4K7BR2BC(R`G+^aFKGj?cAPt2Ib8n#z5 z%$xjv3;wU^^`7_ErzopIHSa&6GWLyP-sGNG%Vc1CV`3K@RMS(q;YjbA?OuJ#o4n0C zGdbR?+0s&zY&kO(^VWDzKU$6KRT*Ml4XU}tdH^LsF}_gKQ*m2c#i}+b!mcF$(kH`B z@Mgeqqof8g@662;yqZq9W^+qT%3GIS0jN7O)m;3Fy93Uv5@N$O+aeW9DDzlTTipQF z^xdOdCZ}3zwgX>f{NvT^Xqmh%LrGoZmJhD!6`$lGA73!p>twcf%@*{tPH*yN@5~Ko z#*UVn4Gqads9ZH2>O*hCH9HQeKepkT-bnosP%fT$NK;!yY)yM_X>4h1@nAZSB52Ca zSWzeZ=T&ym3OO(VL$3xsGnmq=K_7gd+P>*}Bu90Rs_AWLD?*O&*U;ei!1=Lw;?C~U zhj!vW>gVc|@oKiW;C#p^NF{vwL8tfpuyrt{V(AlXySGN$mj?>o5q%Hk{)9^+#W(=P z;4gtP;Ee4qZKX1JHE2zouw3RL=5xT-THbA~RmkTkQ~)PTmZER76@6RwqQjR~7o-d) z$u4+{VoZuS%09yd2@`z6r*;a}Zke2f7lHU-v+5oxuK0d9HSj4*wYTUbojMRO1C1kz z>C+=R2EO6-`2IySJhWy}9R)G(%$R@05 zNX64ELS;X7(%Gna6^g%^&Qlb4Gle5W??5UX;*fuaxAu`Zde@_oQVGD1QJM)JhK_YH z?-h>9MDdo+KMJK&z_|K|4vnw)tA@L3lIoBKcOPrehB3i=t-D{$Q*@Jk%#)JD8rD{Q z`_!rDaSQzaqZXLti|ICE5Aqt+S%L+wfSannn6`x?Kg_Ay_S zyVoo4qt&P}Fo1GXCg8y#-`=fM6tx;f?LfBp%hm@{6|1Vt8hVQKSXLe^99R)_I(+E9&U3FOz(n@d5tcM&5 zn&qj}_Ov?r1XZW)_Bu_o)hR7$MxD+N)JZy;I%U;-bA5aiT{;mLU9@6V{IB@fklX{E zwYPa8ebM@-gL?XsW*Lkw_1PFKH+|9Nem1D5FIvy` zy4)G|TAyLB%bj7b^L*0a4XcZR*zXV~j< zXV`0f*xs*CMhaaYlVW{*VtRf47A!Y?(dB+VsHZPl&-S|98TMMAVXw=bVXyUJd%r#z zDRg~IiuLg+>Gk=0u-x=TmwR(iPhYg2?RB{`?6p3_UY9$=UhBj5etj}h==zux>*LeX z>+?de-1J44`^BK1zGyw$>vCt5DG+ zmY|-#Xg%BOa%b3UeTKa*cZR*zhwc6PWTepbF)3o}*KBl&)DaBw z5)0rIMs62fTy#C6YZTr4qH7ji*^!2~NOa|*ONg#gbW21xSaeH8H&S%BiSB68Efd`+ z(cLM!F``>8x|rxzh;D-DR*G(-=S2n&BiuTk&(awhC0Ic%d+@@w}JuUGi>OdJCz|5J>jTI(Q zqE~w24nt1t5M2Z**^?0|L5b)}L{}!dA)+f6-B8h0impm@gGD!7bVEcpR&+x}H%@d_ zqN^6&aM6ty-AK_*5#7D}TOhh>(ZxkKUUZG3i-~Tj z=q8BnHqlKK-7?Wl65XAmnEqb$oAgT$!i#jAHc%D_;vY;Hb|j2)sNUtn%@}oqY$d zNC&HYeDJ2egIA`5RX#p=a~ilkHJ~BcFV=E1O%R$FHq&w(jneTUXo`kp1p?ZVHmrgv zT@`eJPBWCgqSGM0^`pS2I!{ZSt@iWUIT2e8jMB=u3Xj7&hxKqXH78OgAe#IddW&{z zhFzH%7Vp*!-^$Fe-)_yYJ2S(Q-J0R{%nVC+Yld%UX4rqXX86y{3VQHKYaCF#te(au>Tc2?jX)nt{q z3Wl@1h1b&!3>Eow-k9O>M6T@!K7z|A`bcZ1xSh5yQsZ+8)>vt__nJ#hRKQE~lC{DO zy>w1RJ5ZBDbJql6w)?ZWO{lU|L{yRP-vz4Z_n>*YCH0J8fs7i;61Z!Y)pMdRaYQd^^U+&FXls+2KA5uuM>}~0R<&zR zyeeR7AGxkrDd!`pH{#x+zTmhg?Ld2~SdQEqI?_*$+$Tpqy#e?;E*NZRhsY6s)Q*q<8@9+spR_#d%Rcwb) zWrEOYm#|#~-1g+braP%*sp2Slj9z*vGixXD?FzZCF-@tg2L()ris=@0tVHz+JvkgA z2TRhkR3%8uvRq7i(z8@0NCmU35>w8yG??W9a8mhmn{GkPxiLi@tw;r* zE`2)#CE&y;E)oy+yPt|UU4M{liO`TN=F~TdI+*nte%2%CnKJ#4RnC)k;18y!EZv<65NDzMLZ2P;*4_J(HojBcC#Jr=4iW$ z2h3qEZ|&r`tQemYr_vI3y4g6Xo?mgo$6>Z1LjYLFhGe}XtQ z)Z!6^xHM5`zN}l*vsNYfG+8%G)|>KWy*fQ>RgzDWbwaY zL`^{A+4uf5PEkXzRr$)Pu8NTw673j`h(${b=~Ka|2?>T0ScsquR7b-+o|ZluDWVMP zq%PiaBiVZ!+qVwouWCa4R!MXte_ez^jDE7=)rzKPk)b~ec^AEji)rR{y40Ng(7sh7 z^YX@DP1y~V_(&>Ig*FLX->DgsUh-+^?N?7vwxC6-Vbwi@Kj%zQRA0qbqZD^9Dmwv= zrmv|Ae>smSa-8$UaXn@t0Le;K&J3l9bO~Ho5yzw#QI$AY#Np}3RWaze6tTR(BE||X z;@I>es1gT@I5PdXDsfs7D+??lUHBK~#c}CHP$do)QMG(h8d{Y&t%!rAh;#;xh#*|! z9B({J=1i=vV)f@j>Pn?<^5>&$jguFUCV#Dr)oP+t(e$Kre^#Rel;!V3YBg)AXlxd> zI^$_Uwa8naf);0vT>0r}Fd~Ai(<4%;nxL6AR<`Rmq6Y(?x1P@q)>WR0kxZQ}RI2t= z<@jhDR%oNW(Vl2Ww6lvg&1ik+k-J{*x<@|!PCorYKHVgrJo$7jKKbkskt(k72U0b5 zg!ZO>OakXEtF<@(9J1ElToO_vD@^vT3TCG~S$A%rwt2jm#M+MWB70{q<3M&!MYIPI zQu*Z$(Ah7y$fuvkrzZJywS4+6J_U=%)o#2iR1sb6MIp7ScKzHSfUEqCpbA;Q3n!2Y zvo~6X!Q84nHOSI={Nre4dUSa2aBzzOPiN8^+#8|#R&&RmD|v7au3~jfNUa;*U;kxm-SBN8w(jr04ylztD;gU^ zYWAtV*5{f^u;7~VQl}Xr*(7r!pw>BQnW%n1E0__iV&Y#+W%w0}mEFVG%Py{`cdfc+ zpuoY#=h`;503K9xZ5#d7fA)>8?IX6@Rx~aXwWSxyWmUF&LtUV#Np>k~nTGvweZR=0)J>a?t@^8tvPcxyvn`t!*%5DII zj$lUNc*Bi3%_o`_lT%2Qt)DH|<Q0t(&iq+dgjlg|jAHg+KUAne~taMZT2FHR- zK5@c{e-}#3?*CRWAuMp3A5W@m?!Q1$bS1e|JZDW)eIe7zUn(SD>;6>HWMYY#bg5ER zG`5GTq)JxNct=Pbsip!?4%Q)3MXF(Gs!CD~XvKDBk?t#7OG%_nWDt;*0UQ_Up4_VX zjapwarBcv(D-;EeU@$@fBbW!^-w5UbN|dwUflK-+`7F?HlncB4extqz3t!D0u?yviK6jbEyAwdcr{}h+eM@tFKs!DUB49?Q0W=p~> zm*ZhjReE(Iv?R>Jy_ZM?)#j27&w~cl=4OVMXb!5)N#iA!2i0b!-%H#XRGWJaUSe5L zZSH<}iQ9ZNJk0C!^n9y;^gmD2^IZ$l-;$>18z`h-s`Rw-QAyXwsbUjeX^GrC zc7wah!!WNiPe3V4|2|JSC&Z-sG;W4?518nxvHgHY$j?A|9Zkbg#02Oyz6y#?JcPsv)PLI zk;*1P3DPsv(_?cJsw238K^JW=%jUs4PGA*hUNa;9nsu^b6;X^J;d~(XAMHm= zAUlgXyUq@QQF@d{uP+5FzCV{Hn7nI0No?F3>Tm(ip1kJrf$Wzg3eP>{`OrDewK~?d z-wo^RS|Wt}CBQQ1Ofl!GDc@H#`pf?T|5r5nOVB|_e3czRJrQfg#>*!AaQ`~h!wSPg zI42@}1G);IQuvE>y&(O-q|NR;%1CVp(M8MBT!3Ji*k#$yoI%O7&FMl0k2>YoD5cU%?VLzca>LM(Mii_||eB!+F zSAkuJEr0kD#{?tpYR9-zj#vYLe(oiIo<%CqdJ9J$Wy;BoRmEf2?jP~!(F1?PYsI&~ zBMz$kbjLj~;$<`85sz@T5zjFjf5f8%>~fQ#K3`0k3K;P?b2H)@p6=_0r$;=$0`?J4 zv-F5pU@1S{h?lM4Ca_RptRtREm}A5<;0zD@BVLG|d&E;um(ZXa81YE=f9Z&4+#Bj} z`YU<1;1Mr>ze^kO@|R%Oj(AkOz=&tE5BD#Z5znN}?mWj4FFz=4#LI8Kt46&1ZP~{W zFMkzWM!fu#;E0#s+KhNd|8I?Wo6tG^5ii^0ZGjOln+cD2gtLu!j@kGl9wp!r&t$02 z7v)oo!Uc?YoVgkC3{Rg!hNnk7zXJ9VPqXxhS70eW-H4a1;AX_5!dOQ;^i;Ft{w5Hc!3emWFPKdE+d{v zo85ViBVK+`+K89md{>Ql`P;IOBVPV0xQuxDDZvphzqJ|hM*VM%c$?8V{SmJX-vZZo zs{EmAylf^s;t|d^;yGsHk9d@TM?90EK3`0k3K;P?b2H)@o<4^RPmg$h1?(f9X6X^H zz*2s?5ieW8&4@>Zv5t5uVU7{cfHOSok9Z+=?h#KtOCP$%Bi;X{Bc5?@sKe>67B%UVdvc;*F6JkDs^7Zr>^G5x|;CWR`qc*p3S-O4dOn_?rUCnpSI!0wc3+IO$(^En^Gmz z0(#FEb+&^=0G<4_IW!&6I`S>}l$FoFU-<0mEYEIFuRlybiUJrt$ThCyDt&KYHrDf7 z2LjWD-y6`=kDRQNDjJV^b>G1p_oI;Np;$M2y5WOSts9`yMD{UPF!QtUe^+`P#g>J!5tmSzBFYwME zr+>Kc^bH?jmm|D1$bd)t0>E=h0%-3G01p%i;IX~{@Z^sG9`6ePkLUu0ORT%p+)CqEd9`@h>kiSajymD=#rbbd&TaFELbf z=8+>WQ6)O_xQ~|@E;{q5jh7fHI=&gHIxHTJG_fziE4Esl5H(-cYPH;DPw?2U)k}?a zoX@sw69InJQZ^vqw=%J{S0CQI)p0Gy%bPrws`q$Wt{;L>MQ4kCE%*8MH$t!Fz84(# zc~ryMtS1j_IkE?Nnu`hnV01Ex_D5}ON(%+bv(>T*)fH5&=wQtfAzmw+I{$oGO=qn!k!H9QAL+>8-BYDK5 zx8T$EAyxB!+K03~xlfn>E@n>Jp7o;@EkVyF1-RuD(6z#F@s26T{78A8LRQqPS0h@S zu+*IhOppK1|A0^OB~<5E2YMT?+e$w~#>)Gl^l;|y&0klN&0Bj$pZAk^e{X*i535s{ zNT{P_(T|GWBcms=4@Autu3=7(xcE1<$L{iPYLDIIUw}(nFa3A_2>(b4o*BB09F!c2 z*;XWOt^xwOdFC31`dK@kTGA1Ydc(#PQpK;O_wFL`3OW)DmUteu9s8)P_q$Vj@*sKh zj(ZcHT8r#FWIW!zi$o5QckgDQ2biL8wg;I~NV49Yc&m3r1QFOAQvD#+Z^TY?VS3@$ ztGQF2bEnaG(u$;@z?!f!mz4+xK zJ^y6gAd~r0@=j{s5fPQS66Vk%9D*-UB$d=ljFrpnWy+_eBa%p!22On@+NmmHwCY4i z7ONr{&N$(y+;MbAfTL2R4i0gsFzrdW9aS-$YT>Ap1xI@W9F>B?Nm_aM+>vHc6@l-8 z_a9Sp# zi_rvelKP^$il_l)YV+=u1WUDesJhe%IRM zdzS=DRZ^JH>AZ#WG!e56n%B`)bwUQe9V!#+LKW?QqMzHHMl0+4$fbDBM8)+OzjT)< z!_r6BOOjax7~4iyU5JZnFh&t+(n>{KDyecz<^o%^%mcgo3XW?zQxuymTG&c<=8!E| zxxA#x`UO!v7=k(u5d7I z7g(5svuz+_9GrCn8sEVb8@#3kpWeZ<`{>}xbO)EEJ6QR9S2=io!44j&N+Uf~`CIKh zqkHh!^yB{aIlhA_WO_Am>hYf4MWjEL@G;twiH;OMyk(` z3#iYjj?FWL>N8gAL+52Tep)qdt4wj0$|MV{O!Mxl%+&PC&}l%GX|z?QUzW;j)0IJ| zq4&zQ8);2R&Vd#3r8#l8Z$oQ1|1Y2A&?3?Q$7VUR{Xw{|4xWK-(U)PO53`)UI{1Ha zmNVzmJNW_O(y)wk(x|kazrP9t!Vyy zBE4vxyP;@mYTy@5O$|^q>N>Wf`Ll!cqHWSeYmu8N-b8he9n*!tRDf=;V4S_VjXPj- z!tC3YX*RAXVAh6o+7$IXckio%+?#1?hnmiRs zb6Q=EM=nAcqPRB4ePVTq{t9R0J#B8u=JY2vksTf#5&vo^YvzE^bxO&j;9XIivZ&FZNszt#36ZUHCT{e!kB5j_B< zdIX*hDv!0|8{KM)bRVQXcJHTExCX*bL3|j`&cs^IgttAe&b#!j#iJs6&!}5(^i@@- zt1S9q!`5pXK0FjIu2}U%^xdW>kPXF`NQAC;O4Y|$%VPTFu@;YZ{q&xQwQr4{LHEb= zV*Aw}m2QQtsQt_bM?Y-e+TVNTx;N>>>Mnhh&o4u5-#X+}4?V_DP&Pi=&czLK+qag7 z>;}WGeQUpltz&VZyZ@=Je3q$7z%6{1JprTWhu#wtuvvKY-B`3EhFziYF!p%7Bi1xd z&OGI(%wN*!Y-lTKr?qN6OVm|*vV_j5oXeNJC08~nwcMhk8*SZa zHroiEYbc`be7s_SrF#?+mZ%tNg|c!W_Y&JBQ?e|=-Mvrv&Y4+qp`8X%6J0$^zQJCO zeD&FA^6l06_NaVm&v%n^4{~l%Q4Kd6jqA**qhpyl&G^x=lft1i%?f+3BG6O$59vNT zJzS;PmC@JI!+y|osM&{Ilk|S8?BL~G29{Tq>iTKM-ynW)t-cL8}8@f&fm_RvM+`l z3UDHFGe#ZtIW#lM!jVG(PKj{TQJ+K8m@FJQ6yTHzM;-M!v@Dl}BZmTK8KdW zvT)>3fKw?Pb=2q3N>mn(913s-3r8LGIkX6rg(HUooFT&DpnwjJ`|qZw@adwS2&got z5T7$8uzIT zRgS}g5x`Q86eeB$(u$Jmhl=Vaz3_~mwJ>JaKRoZJ+XZFVh8DrL#NK26*^6fW4D!pd$~C<1Hu?I zNES>#D~9HExDHm$t*h9rwxYzB*Ktg?4UJ+Bqy0cnqsxYf+~bFu-pfNu3C*kdfp-i` zs?V8;?9&QL?+^SHpSlm%OnTZE<-k)$W=!J@jbVXVr*DL4^6r$pp9$vuXpX$eu;9Fd zn;n|GpOw5f2J>#ukvAC@oOf_TLzDL=$@{rr-jC(Tn+yxiJGg0~$(w)FfSQpube8sh zJV)MU=Vx?5*RICD;~4I1n^h$!@4pB0UY{dxGAy{>!OaIvylYVMqBf0KFbPBrUz`o#WW`stg6MGou zZ$)OBBU(b5}J!#a!F@N;N6a?#I|fsw5eCEX*lSAwS0sbYGJ z5;rFi)3}C~+6>5Bo3gz5^rL(*;Nc3~lFx&oM$s`VN29c*Hwp!^P@@o2SDx{Hqh!PT zjbg#u8zmzbzfrQ~;x~#t7i*(rbM#+|o-zfH6tc{Y9kKZWS^6?ubTRxUX3FPyaP^0Kk zE=QxRO>Yz$`a+FDOx-Aq_ZuY}-ft8O-rgt~x%iEeEf>F0?73JQB_kidQL^RZH%hjA zER7P#XLYDi^zfgfQD{{iE%E#o8zt`S^{JEg!#8vgKoG z6q8R&oNk>oBzxqlgDx@PgQ&U+@e*{H+{=c;E5wfGZ?MBpfZI*u+k7TXE0nD)#iwKA z+k7sKcFMNg&c)hXkAB?+*CP~$m9;#9pH7B#g>OyqL0J#Z%HHXhnmVqs9+KVKFE@Eq zSq}|cqnP?ecGI2On^bb;_dPwm4$jR`#A%xobX50hHrylKQ2l^9t*d1i%F6&u)U9JN z9FR`bO_OFw#m0^GCX#8TNh@}Hs)R05RYlU0TS~5M9Sg5)9m}t5vsR%ve-+9Kr~+)A zs{mW)D!?{t75e3`LU{pIfUR>CVC!53*k-LlN&YHS7ElG)I#&U<&Q*YI)+&_dufpI0 zssLN(D!|sc3b4&uh5q@gFrjM=w-cQs5^SBT09)rOz&2C` zvnJnM!t)@r(#L^P6#4EU?AjCnOFd`2o;W zY0miuZyeb2rPlNFrA(51xt_WqXUmsX-28mU2lA!Q;e4xI^Tnf(x$|vH%XeHLU-}%* zcWfYEe)bFJL_*K?%sDi6O~p-ASADmb)O<6EuMp@v?b<~a^drBxlv8IGQ5xEcaQ8BB z>ITn$l?pzh4IWHhoPbX9=7n_r>O&Mv_z*%$H~pxnDFxEgFKf_OWt5@}{kTKAamDp? zA2zj4MFfqUcrmAH)_a@~Uy@6f`fF9II1KeLAfS%Av1JI6Yg_M9E%}E2SE)YNuyrcoz z3IxzYDro?EZ@!Q!&{HgF0D428f=$J$nh%;6Qm`N#Z$08~T>}O0qJh08_-Wgl+tiga z4)A6c>LI%#4qFsOn4|5DUNni#g5LyhGaFK zuC3w>NYS1=(A14i^!8ML{D3EZ9JvNHp!3e`{EV;4oOXWZN!bP*^*IHB>3j@;RX#qr zv+rO!PXl0;j}P9|cQBp50kF!)2X9UTx2Fc+=_@!X*}RZm>18L8yYPsrx8{*5^q5Dh z@lOhWk(hcA3GSscJdlOTk+QHQI>Xx>!;gOvToHLM+i%cTTeFX2*2 zT^{L6rCxM|-j+lo+Kajbes#D=eS$77x`fe9#0%VHv`7^5S_91lL=sleJ znBJdgVnJ7CO})^pYZ|v>=g!Ewrm-x>uo%VSXci+`3};crVknCtEC#cvWKqtdj715H z2#Wv6;mt7M(0Mu;^g1 zmPH$jasTD^V=;!sC>BSv7|CKdiz*gFSqxz@m_;Rvau#JQN?1f#EMPI8MIDQIEatG7 z&0+?NX)LC)n8IQbi-{~Iu!yl3&!U>eY8I_5?q{)*#R?Y7S=`BD8H?LkEM>8TMS{g5 z7R@XgS;SfFVA0FseHJ||wzEjF*v2BsVhfASEH<&|WU+xo2aB~V+E|Rk3kP)mu^7W* z6pN!-jASvKMHP#oEQYWc%%YM-Ig2tDB`oO824u8=#e5cZEatJ8!(ujz87!u;n95=b zi%BddvY5ak#$r5+Y8IOkvuI=yXR(7t zFN^nC^sv~@BE@1GizJIJEH<;)#G;eM1{NJG*0N}0F%GXBQ2VhM!-C!rg7Rn~?iy&4&u`0K&ncKoIAw+(+u{B6PCX8di!Unl-H;I9LJYw_2HaZn9YE%Ct^JF$35 zzr)NEYOSw?9`BCK8nIK|cT?I~USjPLG;#*g;%*R3FyQ0YG>h7b=)uDgJH8l+oHA$> zmMVTq>lraje9zX2DjtXvqT&I(bEPP;#VaFfpmkuzy!Y_y$>kWbQ~0BD(5PGSK!SfL z*OakDEw(TnlV?;UrnWUiq+>or~xw%QRJR^gN@u(G-71O*(!z!M=Vt-zDqfJ2&_Ml0Yb1|A1NkIB=-s3jgO z;qjTkDl~=fz;fll&neo`Ogjdm%1S%dPV*f|H08h}6mTR1kAxU$1s>%Fgabz?;BW>W z1~JMCJlqWk2M$xfDh7TQVyqQ-XeN-ZGkphEDhD28w$2zjZZ&0*SQ5cUW;*G}{MrbNh#6>v5KzXM^9ke9dt z;lP;+ID>(+AnXzHA~zr$c!2^=W8j4l_6RvW6KIQ&=PBA$rkxLAkC3%?n(sh~kl#|k zDGWT9l37oiZ@U5Ez{v_YiGk-p*dydO-GFf5*A;Lg1HS=bkC11Ff!QMDnTj`od1pb` zBjnez@q8yrggiqbV~qR?ggruj)fEXh)+pq7Mt%vx9wEQ%ii9IiRmf^ao(5r$kf-}d zM96;@Hivvz<*}Occm%>8As_Yg$P*zSRKQjSJ_KQpkbiLl!m)o=!221v3c?;CA8-T0 zt@kM4N(SBwVULjaWddyx@-9VN!L&a?*dyfKcADQeB|`pQ0hcrI4-obU`A0V(9QYdr zypw^yg|J7+-?;(dz+WlgG6wz{!X6>-$OPIV=E)O z*?7JaB|>@%+04l6A?y*d#T5xRHYsEyBYy~CkB~odMZ%HSDP)|H3nAGJ&=T`L?2MXWBm@>=E)EJI(K#5+S=3FvY;PAnXyc+YJZ@zOI1V82AQ+Jwm?e z2808*DqxayUJt#M+&{h$C_!_d28kj%DEIA?y+I3vNI-_5=kS!@v_E>=E)LHz3?PS^-Bf@Hhy2 zggibIXp4}aQ?#R*b_|3)LLO_U`F&F&f!QMD9*S4aygec85wap1&v&9k$f!b= zF>)Y;Jwgt0MZ%4x3R%L){t)&EIlvVOM;0k$gptJ%_6XU}M;0C-uTgm{;5>c+VULj4 z`g!D;Lw-*I=QHs85cUXpwHpwQtyjQ023`qakC0cn0pZr~D&RZ@UJhZ8kXK{^Z4vTP zMVrI4%OLC#a;}}`_f3hA7c1aw27U*^9w9Gr1Hyqb6>tUvXF=E_$fq7>^*dyfEvhjQ;N`yQ^A!CgE3WPmEe$^ET zH`XZRct(B+!X6>N?23dVPgTfjMxF*?kC3PPNJPl(h0P%!R(Y)EJRX6tN61J0Jn}@y z2NkfDfe%60BjjJ)fN<=e74Uuru7a>f$OqhjaO*t^xRQbQLf9kZeVIU8guF}9Rxs^P z5cUXpx1HwqO^J}dSHR^A`~!qNLjKVW2nYT~0qA;|yNzkTgs?}*+wC;pff6BaQNX1P{5d7FM#x*;fNG!a5RUz~0>00{|3KIy|x-05cUZ9uS}pVLcXnN+nM%H2z!Kl$4>M6 zrbNgt1xzvUEeLyr>~;gffv+pzHU_={VULh+x&h(9tqPcA;Hwb!2>Dtj&=w*8p=eu} z_A-P$LcU_B`3{r_`GNv&X5fpI%o-tIas$GFe^bCs416BK9wGnk2807QDqtrApM|hT z$mhbqY!ULWinoDzPea%vNp9wDD{MZ%4bE96>6u7j{g$n~yB zII>+K+Zee9!X66n82z!J)$_)qyj!?ki3_J|N9w85R1HysB6tIecpM|hT$U`%Mwg`EUq77x* z!4UQcd5E3nJ5VCz0SY*Tfd^7D>A7j^kZwRYa9;%+%)tF1>=AN*Hy|9imjYHYaBm2E zgxn_#%oZW{P`q;H?FnIzkQLc@z7r)vMisJ*kpm&@5ps|#5^gM2$Pz~OhpVULj0Gl8}Ud7h$8W!m`=_6S*Pr}++) z2>C4qoWj6!DVa4we%lQQ2ToSNNeny(!X6>N=>~)Yzpj828TbtddxShY49pfG&s4k# z%sUIh9wEP$jpsX2BIFqg8Dr#EAnXzHtFB16u|^@sGxAFi_6Yf9S0o&HszO#X@-zs0 zggo6xB0|1Z*c|d_e0q@>e`N`&lEz!U@Dg0M%(ZZ{wt___jaW8fPQ z_6Yf=8xRiMs(?ubz6xQFkgsI|Z4vSxinfJmFGJWP?C5%TYDKsa!t0(LU+SqOWCd@c;k79sztcpI4aG=x1uK9h~-J5eI! z6AIbE$R{D}5%MWlB;5G8Lat@xItY7&T=E)YABhOrRoEQz6ugO# zbx8b6>yY$XzO_4j5l7@e?sZ65@|FekUN*kiBjgv{fN<;y3P_tD0C*yVJwl%3283Hj zDDv*;Jyk-+h_o|AA~(Z?(YVK1NTxu+K>aly&>!o za-T3TTZG(0@n~lc@b-kTN63n7Jl}~DA)^XOyMzEa5W*fI2e~5Q#!`i(9Y=ud4`Gjx z16+}CWRXJB?j=ALL)ar^KOb3mguF)Ov4HdV0faq5UW+5r&vHh{@4<3i6K%4BLVq8^ z9wD!G1H!TO3P{_v0C**YJwjgP283I`tAMoe3xJnH*dyc>nLt~Fyj0O>{}|9NgRn=) zxptc0Hzh(|tbnu=4S?T)ut&&C+<(;q&<>={1SvcLVnp52}ho)khI?tkf%Y|Bjo8m5)qQN7NWg(*oqT)__*?I|m3H@+<7d1<0?hL9FJE z5QJim?+}`mHP`$CdwGHI%WAO=I^=fIvO|dAJH*WEYHq=1V1WGG8mww=b%4MjH)A(3 zKz?csP&GeufWRR)U^_BEZnOranw!!fCL;MRp$O7kvl!c%f$`&MVjXnJPee;DF$~`+ zCJNPf*bxnw>#f13ro{;Zw=`i>HDG>d4LCJFa>Bqd*I{2aU=~_~OihEv6dqyzi@n~! z{lp$&!lNGTWahhy_8(Ib=0j{22gpbE2=j4T9eF#nFa(bJH+Gu?&u60`j6g!o1`F zfkXa={RRPf-X3B8?f`*9He$mdn?8t9xJSqne_#TSRU5r z?W{4vI)PayIj~N&vqlMPG_#I(U>#>?9WAWSG3!_d)-iV0NMRkptfL%QN7`A#g*Ad% zhdZziv$Lv%HH=w@IRm7}*4ypOPV3}MY=)l{04qOiWstg{_h->|bL2*l~9X?l+A4og41AcHA<-{fcpSxZ!?n$K58lUoh@=H{37nxTS)-g>kpK;eKw% zEfL(!jQg1z?x%KKLU1=Q?j|?fjdt83!7XOoPuy@nw&R)w=P|Cu4R^gA*C@Cq#{I|* z_d`1_F1YI$*WiX*Xvggk+%%F!+m7Oy)U?bGwuU7+<)x2 z9>KlKxPQ6f-m~Mj3+`>kz2k=aryZ9PTo>cI-EeQ&aoYs|aIJ^))lU`yZIume>S$GULABhWor7H%4$LFzzHb+=+JFD8Y?p-0^O>dEIc3h?4_F~*VZn(YexN^bm!MF-H+@5w^nc$*~ z8{~!?XvdWZu9R^D+;IKvxQO727}w7YS8T^E5ZpD4yH?|#%N_52V8_iD-1iuFwHxmH zc3hp{>KS*H8}3RwZl2)2%eX7taF^S0a|CxO8k80d~x#Qg3+=cag8MJyc52*Bx#Qg@c3iLEK4jd- zZn%%^xc3G3Z^nJ#hWn2l*CV)h8TT(Y+PxOd!e|Fq*$g6m>jw;S#)J8qlc zUT55!Zn!t>xTN5=GVV1u+^crn7Qy|4aj&@HUbf>l3+@HRz2t^_(T>|BxW6&(?{2u~ z?YK_CZDibYZn$UdxDA5)E90JV!#!=sbqMYW#y#bRd(w_uE4arQx84o6&W>vnTsz|) zbHlB%v#A>>vs^ees@Lgc=tarv#s9=?qtS&!43C$J8q2NPGH-88^rcH_(nN5nL(b2Dst++i?-W6)~=#8?M-nTOhb=7_%@*9njJw1Q z_Z>TKhTvv0?jkqbEIV$R;4Wa?bT{0EcHC6KoyWLZH{AJl+!Vomi*es}!<}o#O%mK> z#(mQbca9x5QE*>p+}UopZ`g4Y1a~ImzUGEI%Z`f)?hM9#)eZL*J8rz-Y8dxrH{6%( zxN5hzqsKZvg7U-+@BfufE#X=9k)_& z_b~20H{88;+zP?n#kjlOaDTGnmJ9CpjQgV-?hkg{or3!f<9_Fc`>h?fOmM$q+#PPX zU)yoF3GNq+yWI`hM=5j*AQKI>t4);TGC)I|TP%#_iO&eR9XU zPwco}!F|ZMkKJ$|*>Ud+?%$02zzz2wJFZ7??=tRRZn*dCxb1>_n{n^B;r?mIr3BZ- zxNbMxTXx(w!M)D7H{Eb=*l|h0ZDrhRZn#(NxGjSF2jgCG!@X?BZ5G@MjC;uq_o5xQ zNpOE-+~3`B&)adGg4@Wr=iG45+Ho5M_gBU}b zZk-+1Cb)LSJ?4g6W5NPLwr#+vZQ1hUXkRxAjy7py9BtYLoZ6HvKaO^Fv*2i#HpbDeZNRBr z+4AFPTQ>`i_Gn`q?b!yL+LJ9mjy83(;An?7#?g*#z^NVC^5bYrHw%vTXJZ`g*9P37 z5Dp!MHgvP#h6?T=#vKCTfIApw794HQ#-*d}+EBXBxZ!9&Hw%t7XJZ^~)&`u~j4i+K zXg4n;{c4cE6?a~IE+J!AY zj<#{L;AlrS#?cOKz^NVB^5bX=Hw%t-V`Cic&IVjR2#1bB+qYS83j}u!}@XM|-O=j`msu?sN!; zjzXKUW#X<`9jQB|V%6k_D^_9WG!*K-oMEo!5euS~5f1|K7YD>c7R3FG_%jd>I3QM8 z5GxsR4-oe`AnvswRxsi&AntZR{KMrtp%}+5x)ZB z4hO`qEr{C~@e3escR>8of>_FkTY$LL0r7JSVhJN|2I6N9h@V;z2}axi#7z!}8!d=M zj93iBPaF_Gwji1r;Q`U&fVkd*XkfDq& zUVLIf^fKZ@AU>v21L8jxL=Pk01>#>0i1#dr?TmOEh<6+i|Fj@d zjOYTQ+X3;G1+k40uLJR>1L6$}BFTuYK)mLFc-4Z~!iawW@rncDWeZ|6BVGXFB?rWd z7Q`k-{0)e|J0PC7AUYYb5s2p;5YJi=8yN9dAf9nRJZ(XAFyaXyo^n7uX+f-I#N$A$ zcR;MOAleww4#Z;)h&36A#1oGtCda(jW8O8XSW6B5sw-n&O)oz8w#4TTz*dRLsJDi{ z*3sA0{?X2cP{a!d_+FUPhxDrh z>F4z!eOn-XT>OlI5eMsLHNI$87^rdpgF?>dhEPx_j z*vt3A(S1n2I*@);AJVr4(vK-1y}vFO_Ci?!6!F3yz8A{-kbZR_ePtigw*}G zhYouobwuGKWh?f8He<~8KBQkANZ-?k^lgFk?}yTtq|X+Hrp*>)&sBIKFk9Fh@?63j(zc!G5TLI}yW#6-KPiQTGV!Y6LsPBcDvP7 z*A|f8-yJ0Eg{1{h#0!V`Ubw9f=~oBRFY814wm|wj3rJsjU$${_egPEm!e@LhEa*e} z)q(W!KBR98q;D)Bz5k|3xGzj8fFfSl-}l1QKBQkANI$I)>DvP7XB3dW^!RLjVQc{u z@xng77smA={pvva>OQ1z3#1=kKzjeFg>YXOQUFD~P~m%FXdlwA4y3Q@L;AKr`r!qn z_ZRuYUg#}gv=uK5^1ZO559wD2(nkuYg~`7ykiJBxuXrF{g4KkI2RgmZqPC*W_GIyh z9bb$@P8l=`+8_Oc7A>)SU@>b*4#m$oU=Mri(e_m7h@Ci*7Edfv3lY!88rD>`+@FZ& z1U^)S!$+*~I=%Mi-tc<7_1&e9LX)isCKI0Ncy4(B{ZFqa+B<8+&Wi5RR>n{6o#id; z4@aoA5?M9z65B<$L3_+g^oXugbnlC9ljwRyw_J2vM7Kh8Nztto-8RwPFS?ZInnkxk zbc;mSDY}H{Hi>SD=r)UPw&+%iZjR{ML^n@#YeiQlx(?CBM7Kh86GXRCbQ48)zvw23 zu2pm+MR%L%juzcA(Tx(_ouV5fy5*uP6Wt=wm5VMRx=PV45#33 zx*?)7qmh@`A$`b_EzeQ{%3{TS6J<0+(Q zPws23G`G>$)SxIvkusy(0$s(bwrFP{)_M!+S9l1)xQeDnILN13;${5^Sz(gzP&q{D zr$J~DyI19~f3yQj-tEaF=_f-}1dl8LZ`TAQ|FBoDOqGb?&90YR0b)(y81LRjuhIs4QGHl{z(qPg9uQ zjnoJe73yg9JaraT1!~uFBc;HME!s&Z5HgOodry+Jm!LZ7!WW7`33SoO6&lih1bv*` z+q{tKq)HU$UjeIVYO7e%X5vJZY938!iSw_%mC>?UKiJ)@doWw=X95yi4UBf+RvcNi z4eK1%!-Z&0q{8_%^cL;b47)NjEZ(gdzLl9_zulT)cV>nqyEVh@nHiSu)(qdy%&`A% z&G4U@84lR38NMSKs6q?dCb!)j8VDceGoe z?etu%oP9L*D2eRqnSg~fSK$z-rfk}5T-YpWHLDJr(TpgQHa=`d^QcU-SlDd4)oeo8 ztjB6LF>Lm})ofDOj3$qnWt$Qn^EA$#9WP&%?Yz| zWZ30=pe4?U1`~TgU|eN1Pc|^yWUHakjuD?=?M{!Zjcs+qsrH7Md3#DP>P%Jy%V~7R$d+dVZATbi#_1zX>X*hA;~q18F2VCNG-Y^AVigzAS`9UDZ|F!rIdY#I`SgBi=%pE!@AIUTpV=9YrRi2& zi)N=Q3f+or^ffgk+A*3QTO*I8wYFU1b8F)g-=9${aA{B#R0TWFR|PHVZ5jJ=KR zTZi&j)#2YNiEiYti;(5$CmUX^XnGd8`89YqRD&#W&#Bim^wR9iXTK6+XT+#Jc_*`H z?LO~(BsIu!MbyySuU^k6XqwhNgQHc>6h&$&1ksx=>f4jN6oRj`e9)e%z@oyzL5dvb zYb+c`tERk#^t;hPJ83<(<14m6`Dl7rSovsWAW%M4++g{Jryp09rsG^b`Wfd!%16`E z!pcX>3xV>f;s(n%GX1zJu3tX-Rpmm;N7LcL$~P`Oe^uOI`Ba1Z?XQaKmydqnn9E0J z_lQWf8vh&5(rX$#dX0!wvHEi%b)`}_m50=b1PD1z-O{(2jTH@2KN(V^1W-5rKBNYd z)Xkz+0WdWHVb@!qf)=eJ!-O6ZMnsUciGdv3N=HPHuUU3ryM7~jFi|nfjI66X73(Hy zy2I%z$49Y_QxWZr_FxUBv+FM?X6rkT-1TzTJ@V;y^63}y=_dK)$){`a$!Ci{`{~S_lZ!QU`krnO~UKPwvd9v0ddiOpo%2|{u!O?P&%+I-5C7LtJT!Ub8*v6SutV+D9>qN_x2sK!8 z>!1O@dEpzO%2x9Ud#>ccy}F9k$A{Fq)x$ADw|ZNMtvma#Lu%#BipIu}njQL`fJ6OA z!8PS8BIgNZcrCYX0NvDB**%P1oY(IORKDwLC~dIWxvGuVqO?IZSGBP#R3}|keeXtJ zw2g?Us#Y{E6KhNVky}RG=(tG`sSKUpL(CYFR^ z=g@}ao(P{KKEaS;0%*6TJ1Vz~4b@*&wC-C$m#9kC9ZxEBNHgg}hfJc{(N0=he~%rI zS|2AU{nw@Kv`U5U4bX!UR6WQlaj0^Cdi>-P?VeLM`?*T>P;<0EX}kAKFMZHS)qI{k z6LM!2tN$2MtJAOUyFLKH@dG>w5>yO?Lf^6DwvU=2lfRbfX14{2@x$7N^$zP%u_D#H z(4!OJi=i^;6JVXS1;zzS61wWqmpLXPb*KvzlZ$_sg-SUh!mamBAE!^6x|2witv{)^ z|I~36^(cIDExH#VS!!LJY82_FaY(*g=;zU%8fb!xab22g%h<7|2Jlm`4&6h7*g=6W zehxBK`y}L5-QX{V)ZE}$Xrb~pQ{lV9T}8LYE!Or(OL=n$&OSanSUOl>1Rh1IY(D-P zQ=~k)f5`V^L&pyZ<*Ek-6A#Q>RTZY9u{~4`B&PY~9U*n3n#wsjSoBC0sfMMgDoHh< zwLemKU)fqpB5e+Wh^h=wrbzeXR@FJqN+S@o-U>y5BN$3hzzBwL{2Rd#u0%Ntd2kAS zkebf)57ms_x__uI!5pi(!sme-R9CV3?Q&bdi<&1xfBVU+ANyx6>*_syR`H z&cRvIs`ui-`U^j1afn)@RpmZS&s@lgZVBr}47O9R7Vx6#X{u^1@rb$tJlNQ&WU1n) z%GFDhNh{KQfWQMJ>M0C7K%(u2irp5nOO^2Y7P{OJIYR5}?McZ=W$fqVUk1{xgg{Oz zV?U=V;c-r-lG6clgqG+7IjM~OoGQhR?nVT1QW^U>4HrAkslViOpd6u9{yAEuVNLSKl&*MrpWU_)L~`7)*nu zK`dmF-*Kk)NSS$(8al!ESN$G-R{*^3+s;MevkWVueONiw2qq3P=OYvMC9kVz8&F6- zgjhw3qaSp-EwFBZcY+J7T+Lporg^GLhYQu)bO*(Q9@EfpT*KUUGaT(^JKD_=JAJKS z+`{vsp?zzHoJ+KYHv_H0e!6D(ST_UObgTL}83VzMbcy`Iv)sJR3-8l5=9bV<;|jiY zR6;#OKP98u5G(@dWAd+;eMpMSsb+0|LD?x)w&4KcOCkGaISlB)))sYlmr zM2^;hV04|2Puy2>f=;SvJl4%}|B6O4O+^LhJ`!%r<-I=dhg*GhpAQy9*88~gsH=Eb z71s}J-IEIb8-$xytc66nZlzCq(5D;lDagp;l|$vBBU5MHjX0|^x5Lw5p0!ho`C3JaJ$v&WcFafACK$&gw{)|KN*GsmydrDiGbGx)u}2 zfoclcwVF~w9qGE4KGA%%YdQW&%Sz=wEKL=hrC!am)Vd6V`Y*G}I6?;$;|TOpx=&qq zpl_v1hY2#ALUURCOLJNDj=)^DoW7N|4uas=^``oyx+2ewa@=JK+*#tp4;PrY;Uhc_ zhWk>S`q6?@4V1YDt(`m6y=V*U*_cotH?6otaU33B3#qJ2RifBm81#W?x=Hp9HWob3ZR}r`Va9 zr=ujDx+DSz%OdCE#keceofm1oSPT*{W1XH?>p$Ngjz z^Jz3U;T}&z48v{fx+*@Sl%+qzQ4>_mNISc~NXLPvsZGTy^kjNE!v><8g?Q|l9MnCK z%|;uv6l%5voY{A*Nx1^~}v_x)Oli83b( zK2?BgOgwv{ZZ@@CKLj~b_|i|IJm3CC=qZ%P{(Gh z*pQtLWOOZ{E=tTZFyquy-5dFZ7ucFBF5qd_?>!&Yi{v@3`!GjEs}Aci58gK?{5y#3 za#`l#X_j0U73Ol6>!SQF7x(GwBI7=)u5n+XO~TWz9oo+=2{Q_LiE`8V5@rza5|yGe zG1yBC7M%%!USf#oOa$^0Lq%r-fS0HeojL!!#BkA>?(Zc=Y8{%H77ulopte$7f(G9e z@})U(w{No&AMp|fFP%u8yu{H$RBw5VD>5dgikT+G#>CV()1;pBWM)1<#KG2Y5F8DLC|^MWRsF2YI8zHCmIo0;%-$dluW0%mRE-V7E z8f%F!L#XVYr@Ah`Z$9gkczL~Ag40LoEue07cS6z^`{|ccdcJXE(l7MW(@~Y4Zbj0= z74#xE9tR~n%$Ln6EKFnd0SxFCiH=^rV_iaYm7-fBI(l7B@@d#U zA8$`KBOU&NJNYfc99y2Yc|n#cSY1g=ofS=VjY>6v-;_1}fx6MZU&?AM-IIEoX&`Nl z#F)2V#DEPdty*0H?tXl0PwvgJv?achzNYrXGbSSkJ>ecgevuE}^*X!u zmQ;?}Y{jC0$|gYx(lgXc8>UPh-nvJtkWq?q>soFSrqyvmu#R>5mDHRSc*w872VG|a z+KRoNcXpj2c&gC~He9&0rdp1=1l8PBoLSb!F|9>K!}DMjcdwzo-gUEN zp=zAk1FOv5dgU&D+b(7j8joan7%#Evb(9eMWMOmhxtwYo!RZ>;r(4(F+Dz-Zit$}7 zvvl?H`5`@+J9gs&K3PPK8lkJ|TLl46)#1r@>i%@H#J{E zUsF+2OFr6<9wgaW)Y)}*2#nIBGV2G{NLu`$=NsUhPWLfdigBdClbm*)K^H zp1a)h_>|cdj#Vm$vtw9i*AgM*F9A;RnPSdWQ@*cg^dFxL_`jmje}pgSh_7;qskh)+ zJL6@OeYk&}O51omgmWVDNEQAGoX#&uKQL*tJC8DIf9@@W8+xoSo6EADJ%Lsj-Pv`4 z5c21H@|r93BJ@#6_5ZZ@E$~%T*ZL=fM`9tMBH#lF3W|>?fgtfw1tEG+z{o?XT8}&e ziSiP{L#rhkA32Torq#Bz^{UrPTk55^R8di}0#XQ8D?VzumD-?GqtP0b)>y6lzi;nv z=FFLy^9bPW{kP7~__5YrYwfky+OzkZJu`c3`ue;2Nx`}&^t85*3uTc@8z+Xy#tD_! zVGq4gF02I0x^OrCWrL8p2{v@E#kbiT&dzj#jsVLiWow1ov9##kUFJG-%wlHz#z7}I ze%eqKvQoTn?CXX5f5zKpI<_<8aVgs~;~D>bGhQkYJLAz@*o>EDHHjII3O3|Ug*smx zpV~3w*~*<6&#|Yz?$|SlsDB{QfWL;$c(SD#ubp1*+l-gWac5wmGodq{QA{)AIferf zPRw{d+v#V#x{w)G2_|Fof*%ur*p`$XJ@>}5)BCd zjVD{0@!IL-zRh^49Cv0sIuknM8O1a+o?|!=;lzyRvz>m%YY3U~$om(a@tpAbI-E#G zw%s#c=6;tn<7M_>|IT=H&okpW)%*KbHZz{1n>u(|&Ul#(CCzx5#rM~YmpPYvIpbw+ zLN+sAW-HzqFSE2W;|=~t&3N0*`2%y=cvjMt#`%{n{==qzbA z=ocV(4K7b}BzW$6eS@rkx7?AdS%Kc?xpQ$ZN!+=>gRT8)+qx|pWT%x)VBg;JS6Bn~ z&NIz@x#Q}=ZzW#GPiw7UQL(Ysz}qVxyIn)W*J|=j?{EFC3Sf8qz*k8PloY*r!9%T zw4tf5`~I~#yP9#=EwZQIXuN?PiS%>dz@CZpJAT+Y`#LVTYHfS4tHZ!Z8zeOrn@#|W zd(hFi;X}M^6{@bQui>eP4eWL6zy8~%X>WI|eJwYCn`PG3f7=MX)?p^D_^7(t8yW1( z(T0!zYTUMw`I1xZat5XOkbx0XtpTU#HWVQWiJeio8J{(5&g7;}1Dl|gWVrco?t<&# zn*NXN_vu2uaUtHo-TJH@Q#&{3_iHpC>9a#;HZ&pN9y{F5&)PBP2uj;Lc8mr`ktBcY zDdQ%@G=zC{5|Z$ey8v42Mn|b}TD#Ktsn912+u>+v#)7_WeVU9Qkb*^mIAHRF_j? zxt*XjUnMo*>nlXq=+t%uWzxrnbjaLtA$w}cxP!Ut5^Xe#aO zp1NiA#0*9N0kV&ez*+%W~sht+apF&b;`!6CqX+J}1_I!`A}jMlzWiN|mnPzCqq&cPqv%3@6-4?55l8RNCsibZ1|Y1KCE0n(Zrc+)RoO9DscVe-d=F_klAhbudZ| z^=41=x3;@AMPS2u#n7?Ahv}UOhW_zEQ2Mvr)haYv_OVoGc^^x4HoF3QKBUZ(R`_>X zjSglrE?3HKw&mL8W?a1I3&vnmuUmd1Nwb*~pW<(@gKoTR`##2%@A$Plu6#7h6Ibu6 zz;N7zd4I)~d$_hQt^<|3{Lgu`>FdgR?1pUwQ?42IlOr}}hdje;QgGGc=+LeH@K5u)yLHl0rcHrThAL*abm3AWI*Z@RW(3;G*2uE%&@Ke_?is7!8+-?;raGbv@=iW;_}ZhyC85?jID z!q5s11ue(bm+ffb_P0r`u-{h-YsQXtHshwxr5RH^&ET2GW;BI0qXSzOl8vTzHlyxy zX~t!qX0W5P8N0%ok(;6!yVMNyR=%?EfBDjbFGT$Rbm`H^knclWXCSxj9?JLP(qnJq z`j5KwcxE5tTDdoI-HS_)y^ZTX>e6G|KF0Nb>(XOyRBVP?_bP(z zNxF)lV7sm&8q;1yG$ma{G`a)+esU=6g5a63DJX|=Ff(bgN6+kUkHY5mZDAfI=JsTd zw(W0^!lvn$!aPb$)5#vaWIe()*KN2~-+(=MxCEN%QZRRse$&~@Ub`g-l`e84v=zmFW8QPk)B@}sE2~a^xK!;n zv}b;s{jdP{YGUYG`4ZN9Hl&$s=XSs8QAr{${OED%kNkJlckl3`OH1FiD2TN55(^j2*pf=14 z;#;E|cIJ=ar@k`U%w2RsvQ$?~+M0Xjf4pI5=lF9syvg$k--)%Sm1A|o&ORgK=q?^t zN9S*_zIyF$*xA)5*AsFZcIMXZEJZ;}=aFme$u$lqSDYIfqM4A$|2V#NEWR_4|31F~ zXuo1M8ecytyUWwH^o0%N*Z%Cx!~MMV9i49?IP9j5JeBa%Gx%m{(c;JP(Z zG6#2YKGS^?gvD$;iZ(b6^VR6>({NSio>OC+YHa0OZRYzBPMxi&v%YLO?j<=++tWA2 zs={#pc&Wk7w6xg_!ufQ&Ukf({Mex&F>z%bVcPC8cFXx5$%Qw7X_m*N#Z4&$Ce{jQV zd(cz8dEBiQHs^9-{4TWAX?vR~xoZPUthaUqFTm}yNRuP=shbs3+HBwKMAJCcZ)k$> zdfYt2U7bC9?Au!2B9EPjU50l`6LvU3r?BG|dF*s_?U>Sp9Zst$?6^f9J9(}hQ<|{D zrI{3V+#-*iuC5(Zny|yQkrZ~^B9EOOt{qdFu*1cP6n5MqkDZ>b9aEaH!_|QlcHAP5 zoj$G|dm5u()@Sz=2)J1vVRxKb1IdaW9+~36aMN@jv^LAOF>izexU5@!wOju7QgDmusV& z-v)*cuMLvMM$Y;)R=(u7f_XXA3hv*fG1J9w2H8kqCO6a!ui5Zx%OqM&H2Vazy?;U( zx=lmfjrq7ZQ4qLypxsi+=`2{Z)rFj$Jvwp+Ji9$1rXSPQoGaAdSc|Q7H$IDh*`ENY zh&!~w30|;r;Uvevc(OdCTsVb&ayDRo?`{Yz?ze>XF@f#U#j(?S^VoJ5UV(->YPQ}}e zAy)i5Z^c_uRZOXNSM1%s$*K7FZpHuOt$1syiYe9ZioIJjITi14D}KdW@vl==Oes~o z7IPcNLubs^DcA$W&MAnk3tIX~oIe<_$-lYk!5PZ4w?CeO%WVZ|=V>XFYZhPE&<_2#7;fsQVpT2BmhNSH{g9_`Dl#J7LJOZ3}5fm-Ow( z%UDS+E5S5|pY9=*JnBn?hNM)9Sf88-j#Iuw(4d-aZ6^{DYCDmL5ZmF22vm_sL}(R> zM1)rnnutIpiA01}l1N0VNA~q!_g7cU!5j3bo zSlfw2gxXFdBE)uhA_7$;5)oQOA`#(LgeD?TNg@%Ul_V08s*;dIcq&=vON6HIREgk5 zSe`S2^SUn)G^j*a+lfSk+D;@Q#CCWh0#zgu5n4qe5#d#YCL&NtA`zjLBodLTl8{7r zDtW?}2wl>oN%6`_d;RFX(U zXeEh6q^cw&5uQqZ=}W{`gcd(sQYGT)Wqu*pjUBkQhvC!4L=m9Wd%%gA;Ow~M8*R{JIa ze>HH3HPZIcXRH_{TZVM^gfzziBi%El?L7&v*;$QrpVZO`zZp>@ZMSpvcmg+9BZ_$R z=jIiPCOtQCFNkXy+NL4L)>PNPQgvo4*ezMme)0#4TLD4$L2GMK*$ENsl5A0_NfM;n z*q-xdVv;vWZrkq%W#_q(&C+=zo2CCoHf0k!WNtzpe+rviBt;-3_;}uuziCs+CdJ># zX59qXP1%Ip%uVRpjwV1h>n1=p>n1=pWfMAPZbFZCGy$?%HvzI)HvzIKo6sq96MD9z z36RaY36RaY36M?MgwC0p(5D?ufNa)HfNa)HfNaVpbjjQVe3mrp(;2c^HvzI)HvzK# zCU9Y{uA{y1F$0J@5m;{<>Ka&#u{I&8k>8cHzJ^I^=y4^jr(u#B`&~)vrz9JqwVNt0 z{pwQhLc-5yFF5xe+<8JqdM^x&&6tJ?%@O%F`a zT6{}0<`p*9`)};K9ctO!g}{>vVZ!TmWyn3d=PAcp`sC&HWuHcu$H(5dw6^TioR(L%l(kvew%la{ zl4Z-5BlgkhFGOoM7RJXm&wESyyc-+ilJ6&Ruqtry+7-cXWB( zZ5@`=$+F!!E!!2A+Ur|Gy=YB%aYSudE4>JWYj%LuunP8rT<(GIX{d=d_VDf!Cd;k! zgBE^HE(Wrsd^PYgGRXZ!D3{;53fkpo)q-5!&}5H@b~4`=zz)|DG~RTTU^94G9OQEA z{-A5T`U_UaI~76hFUbuwnZKrjvRwTRa@U7i;P0%UESGJAT&~szec-RJpe)xLgWOG_ z7WkViD9eSiAeZZ7K_B=#Ehx(so*<$AeXnJgZ@^A+MOM0m+NCeyF0+O10|pHh+?3Of@8Yvma=#7Pt1t# zgic5AnCWPBKBuF1FdYTYm_I-}$bB`G`^QjjQz&<5DEBpTyW)SIb8cq5;WM&3C9~@q zUI)WA+q^u0X4g0(mc1S4HKXCOgQ436jUe|=~D!>xB1yy%1p(z*EjcDHiQ?Lm^|;G6|Cps$#bKH&3QWA zM4mS?wPnpYEsa~s7!UN8T}FKu)j2n3p}q_1!H~U0Wiy569q+5rvitbiTgsZC0~eZ% z3r%!^qe>Po;He0-fF}dgcNp~@RR1tL^&O!tc$>V0uGl@f61u7MD?NBslOE3f)-e_u15W?TJ{t_drKK-7`U*_xUh{bOw7)O zZKegBW}*I!QGbT&3$s&yCbR_{!mO*6epfAfsh_>2tkJsAXk2Kd3wLDaLZfNHCab>5 zsBfbBgW0KX3T?r=ZVT%CuG$tX_p`T@t+y_$H!iHF3omBp!g|vJUgRPN>x}w3s(+ZB z`nu2-{2A7)t1JDkTJ~B$drKLw$>G9U zg7;v}y4vV>)v~wy*;~r^(*`cA?ze1kec5WdFeT_h?fO#RSh_l=<>@VDtE}=Wqr8gB zOS4g41!e0{vmAOGi8JH6Wpn!>R_L;W*A(1tEy(4DYe6ozTnlo!=~|Hc461%|1lncY z(ToyrsL2nL-j+hTE>!xZ6w(c$(%exm%#-DiwqY`RN+C?!lB2f+ij1Di4$fMwXrQ&x zht?o`a6{TKFWC`zg5AWA5gV)Eh1Pig5P)a5jHu z(@59B%5+$y?}cs{e<|>bSr4h&I%e9#JGay*!?`(`FYq(6}!RzfY^CgANzUE zaxN1h&TaTzHnu|_v+#(O%H8O|n1-;V=wH=@ES40ps)^-6tSA1{{-ji!PeCpt@q|Nz>=g=ZTR@e)On>ijh0Q{2yCc zTw6YNLL_Htk1jvtjNGF~*DiVd&i5H02HI7xprs2R{- zF8yCQ`nQVF5uGz>{J^?le2=q(9ZFr}3X>e6s%~=%S5nIv;+Nss4u{k*v>MW$L7VYp+cD zH$oy=e+~4b(jQowNxu*h$@;sYpC|pFTlF;UzaJ9G`Xxw7<43mrvoh*W3+PuvzfSr$ z>jX^Qe`+9+T>lyfN2T8~)H;w_U-{n&L6|Y;KZNt7|0@nZI8y6#Kegogxs`h3Uv2w& zTJuP)e-28M^|_I4o%D|}+UfNB2lUrKKPvrWGwL4|(BBRHJn6HPM{56r*Ha}2p#6Wb z?Z5q?O!{?@@U%HJ3WDt~LBANA`G&t88w^z$TM=+rL^UXLDb zD^@xCPYEt!8+Y6Gvy?~b`0)hywIBL*`=GxD`cdhhZfZ|g|0#j`cSAo<`fmI``p`Bg zi};t|62DR6uKpw0>sLd+PU3|b{SU@}4fLbZ-<$aFhJM~Y=$BwBY5c&3>yC{6e=`vO zYUtNV-;LiAF|vsN8t6y;`opu=-wpjdiSJGPOK=h2`2Ifhf9TikgZ>)mN2Nb6WBjiS z#D6#R^Q7;_|D)FI`+s+|U*fL*BiZX$L%&YqdlUaP(2q)gulhgq^Y%f%qzBsno(m*)C=W(R=KV_h*Dex3B)_$?75oBj{|s9%40_WHY_pC|D`6aDtZzoaMH-?9(=ANqCs zpuYzCQRxrQ=>HH%`1(Ke^Q7;_|D(6F@BfFO{StTeAIV<78v1n--<$Zafqqo_d)5D; zpSKVCCAg$*e9MMwK*spfeK&qf#K@-qLqF=*AD+GbZs_Mpd~f1k(i`n> z-iQ7V{knb7UjzN9^xGT%-}Ubhxh@hZdH`4h{I2jK;8M`%i#`oF2=qz7Wxx(9|ESRF zy#ZwT?}03T5JMVH{xFc`Hv_K)eho&Ano=Mes+Yl^P2EJAmj2q(YF9gKwk@_{qZUvrSc&vKSt$$ zJ>1&g0i=KHg*8ChT_k!2a4hI4K-xV~<^5IOL**S+{^DWQ?t00}{^md?$zwkOB?OZMT3LsWk ziY5VB&mfieRe4vHM^ye)Z)^81Ann!&M*wMenCJn(384D`Y4@F8wtOd$dfR|3-vnfN z1CajT47@rL>HBrz65)Jdm2jHyQsE?vbIt~uI0$!Rtdi& z{JQW`Aoa?GCkqc1<_h2KY2{uA(%v(|pNfBv=sMwaApIDp@?oO;iS8o$eY_dK`u_(= z`KLtxO!z(F4Z^F0Q-Sp3JYkWr^&rcCRCu3o8IbkN6Fpe?(ScUJN%#biaz7J2S2#>~ zr0^5mhM`;w(8O1`P z!jJQ<-PeWB3Lg>vhp=9_NEj225e^mh6?PH6pJ(mABK(!`=fdv`YlU-!7Yj!UPY@m= z+|$L{eM|VF@Co5hgx?Z=O;{nkKzOR~XkjbIklV>5`lXmKlo<6#nKbmaZ2@g`I>O zr`Ymk!ZU;)Uu^jg3l|Cp3*WuSmftU&B^)5!IoX!qExc6NNBG-Gw*1?|3xr*TTPND` zTZE&85#bXPZ27gq;lkY)TK4gY5Ct5 zo+tcdgypXiepOf?eDW+?K3~{h_`;c%Un?vT{^`q>|6Sp^!nQLk|EI!BgkKV_JKdJg z5gsXg?ljA<5f%$yJJs^<5RMl9rPT6&EWB8lCwz3cEx%HDxbT@%EdP4pNy0x4v-}3( zNZ|)1mj9o^Ny1LThlkqoS;9WTtwSvTTHy)89mSS^yYNimdxI_iUg3qp4#Eddw&gQ~ zhX^;HWcf>kgM|N6Wcl9^o-TanM9cqo;dtSm6D)tVaH{Yi;Zw)k@@nBg;mgNa{;k4N z;ah_&{|CbJg`Xa4`9Bk0F6=H`e~c}^T6mQ3#etT8lW>^ujRBVbJz-S%@zIulzwlCF zSK$*!+48x@0lbFk4y~0VtJmI>7ZTWoR0O9t7EdMs)2;uGnEq|r(GGPzl zrXIF@sqjQ$Q+Lb1Qy3L~T44FBg)@YGgwJ%d+mor=KrJDn6>4id|)ou$HWSU5!Z;AQ4<@uK=mu?h+O z7A#8edT1Ju*E#Dhj+pDF4U?_h_a|Aok1w=x^MRCmy4=b=H{QzqWSo`ja=w-O`gvAv z`xqpKca`@?{gKTh-!K-%AvXYKC-&IbJ*AlGNE1>Ojp13U(JmiPn2?=Ai&1eNPPj{>Rp zBOvwe0L}nT1zr#2wn(+W(|}8WCjq(c^BFGgssAC6`hNsc|5+gQe+Z=hEkNq?**EG} z0;zu{@aw=Kzzcv!0mlG)0MR9jKEscL6M*jk(Itw04;%$-1fok9Jq#QUTmk$t@J1jW z?=tQAchO?}bCvp|m#O*{&8sc7Oz(D|Z?{Xw_&lzrgYpx25f;uI}dDw>FV z6_ko54x#?R(gzlS-YS|{2zsq(;>n=nqKW-LFBMJ1&`?k+ns^%MHk_2E{Xq1Gg0-TF zXHs7@@l?=bL=$o97nF)7o(?)+G_fz}Hk_o!KJX0CYef@FKra;fMH5c}T`HP57IYh)Z7}wMIG+mEiYAs*Uo;UzcflCZ z#KS!M_Xd=2y!64B@q`08DgYKJsoVb|!qKQjDqYp=J z!qD=cbRGsU=9%O5JWFGYHpgu$uMo`*dMN)5(GQ7!Q1mCFcZfbg`uN#y4qk^*zd`if zlD}K@*(z@peX;2C&}bfSi2kwY14TcMpz)X|`T_)%$KNpC7a)MI;=VDD$3-7~l%>03 zJ}H3id|r^?c$Vd$8$|y=^u40%q+coh>7wrteWvJNiau2ITcY{Q7yapZw5{(s(PxRi zU-XrtZx;O>(LLxd^w*1iUiMo=-z~b=0Be7d=#iq!Mb8#}g6Qvw?kswv=$)$nUD4}A z_fb5)Cwi3VUr-;hZxnqHV%a^XCh`sC<8GY1_$e2erhNP-{!RKZ(c^G3k}eRv8YiDA z$9;MpqhN>h-6~&!SdhL^bQhfbq&wrjJP*uGhQ3_%1f1L~e*pK_c|3%Zne^qNCmDZn zO(pqEngL;lTCd>Wi`**`<{RK=%I@*8Epqv%Uz|4hYmj_iL|^Z?m^TkXA7_P;Co2-&|@ z^4H7$<)Sx8zYh1gdGyC0{cjR|jN(%wn)9hC$Ng;{$16UYR9+7@%U6niR`I_L&k6AO z7=J9^CHiUEFBM%R|99be03MrVzftAK%KufOdn!I-A-22RweS_*9EtBKuP$za3)KKST7LivJ6k zba+%?vSIl%xz--%XVRC5u7MosGuK%8Z>jvTpMr_wLFIe50TYJ z{a0l#igAEPH_6XHJ9zxJ$_svCX>QU>{d-k^q3FvlvG!Z#&#w8Fep2)S^6xeI*MM=K z$86Pi)csbTZqfdI;PdDy{X284zwA~l|FPP~XNqx4JhJx7w)|k_qbvO4u~_*y2X=Vm zC?8{Gf12$5Rq{oKuHl-3IYx^X85sq8)>F$l6!m-QUcPc(e0a+rN4vfBL|^$r)aNb# z2>sPdzlr|orBC$f--7sh%m3X+??S`8<&jwIlJUd!7I^Wn*!1do3u23>E{H9tSXfbA zw%C*pEtWv+qA9T%)2B|atU&qIiz*gY$ExO5S1d@SIHbg*IHzI`wbE-09pcfLxu7go zJufzG`c-9_HHQrIXfBz$U_RP1yB(EHTQGI*^h&mS{=B&hE83yyMkE`}A*CKStL7qt zjLVW~>FX;#)uWY3c*rRpVO3E*HGKt67bvM%Jax9x?(l}qteWdGPjz<`7&fC~+M-#K zJ->LETQF|kj7766O6E?TQ{l5TdWaasLtW{K*UVYy@-y}{S2A_iaz!%tC08^}=W%6{ z%!T%raM952;fkj353X2f2XIT%W!x1CWXLUX5v*uz1o*k>^ z*gJR0oDgo(h+R2#?ksmaE-S~W<;`940ACv8`Hi8Vs=5j|d)~bH={1HKh4eDTLzAp# z5FTQMF}qaHuE-!;5}Q76&a`>4*rW@}W3f{+NDq(ASv0%4YWnP}q)?hc;gr}y&SG<` zB|p5K@~5;@epm+iQCE1NQ@Z2V}JfFHshV8y4+FnHj6&VBcK0cEFVMq*w}=T<44CPluay~6uY>pT=MjDeA&4p zCzZv-P z5e%JdJmu-88;@AvdcafWCI^YjIynj1G|5Q_B}FoH{%5yQ?dg(}kV-Nco}3iI;mJt| zXGl&$Fg!Vl^0diGh&c%;9ukXPgx$JkR?S+pAUIu4GpAC<^Cl}RsgstKdQ$8|)0vf- zG>OhiKgo^IF3^56p`9ZuGwHicRwhC_R92elx>_~{%*=bv$VnqH|4zb*ST%8Q4F4sK z-lq&h|E!)mZFWU*%(?6weZizyZ1K|A%mwpsX;p!lA?C1VR7}S~z&)+r3zqWE-8s-z21H`gG4pfKvn~o+FL*a;)?5I9v8ssoj$SBGXIZ6TCvVe|K{UHBbFTbSE(WcXfIa9suwKc0wFkldrsUP9mXx)5sS^h>Y-~c zD|>2ssM#Ul;yDPrwppNHfo7b^Z$!J$l_QOKSm8Q!3bwHve>@lp{;~aZyFdQgdzf#b z@>>ktb-6yGuj+FD<3aq40zT1zuSZPYj^e~uBJ5Ws@TrI%WN#jk$4_=NM{i$VgWB;= zXl!YwBhlOONDIIr`E3ibR# zNV!R-`AROn+z_pOy9T^Ls1{!k!KZJ@yJ4frmtXXTjV3GDA>S{}P{zv(ee4>`F88rb z9OLCz_}Dd!R=j+Kk8NTSFCXk<*RbXB^3nu*T=Qc*|Dy5VxZRL#s%@@`)~6`zWV>am zQribpmD&!Ms?@YSb-ku%q|{AYYCB0vUDG3irEk4yV)K-VS0@`id+xU6IvE=uL1~`;0cqwkz;wqP?d@;Tyk9}W^Zy5AEgUvtJ_=dLO(DvxK@9nH5ES&FQx+?=$hcJ^Q zmn^8Nu9!A;`c?KmthMgi$FF5mh9Ao(p{|Oh73Q`uZkIcDeG>Mju~*;ywM_%Q^_P@# z&V6!EEeSg_c@x~+pvK+fnKSrdhP!h3;31wVum_&h<=Ynai@CRmxF4fR=ARf6aIu>{=Fdx_-*wV$kCsOnrun7OXg5QAX%0=6N zCjlFQ5be7Gh@Zkm_XDx^P;`&VzXybB-v*Um13Urcb5%YQi2wS=@IUHDfq3tt=*vLb z9|lCE`<|ro-az~mE$XWBjzDCf@82Or{WpO4$y)RZkoqqI(ck+%qw=5q&-`TRBT z7~sP|=JOulalkqt^LaIp`Mdx0?2%x3uHcz12Ugq0uBJahek7>pP+HfC!a%RdzyjF=T0Eo^E8n8d{X6)0GZF# zD*rx^`TVBJZvi4DeV3`6&vi4OUsd^JAVSo4yvm0InNPg#YwE{qvL>H+?bOuY8OVHo zf*{ks4}oYx-*_(Mr)otbr6=&f0xf5AK&!ayTIqqN}vBf^2xXOf_4mn7@X6ohvp>)0 zKfit8^?yA2lb6N<<|X6PKLnTRnKvIFcVV-9>N4?oRLaLJU6G{QV!o?GdqwJsrnv*> z$|RX{u8fnOoD3Irua~`#O1h%y@0Ph@p?AdG(sXydB$WAi1w51B+<|rOKxgqtL&p2C z-W%E}bLJ6B3Ug@IJi=-6=8;M=8Jf9N!lAkI2&d1UM=&&hp7L}V^oThL%H~$)_>8H^ z%E}kF$j$Shdg{RYsCH=Q$S$VoABfK8`G?RBm0jiO9+l3f>csO3QJ9?wUfFtP2Bd}v9W@*7kHKkRJpRAc0I0B>Zv_6ODq9S5YGp9Fg6PiYu_Fu!{0;av?C%SvH}_;5F`--1Vls^G%9KYl!)j?K@5tBits(R>Q1F+rURpYeCNF9ymL7=S5MvqfUa3(69E~-azi)?2Q<9!<=Eb{O&7u2?I`oYqi}fA;+%aI`W6$18H2-_aUHrKn zGdnI?BE7GdqK@jNn*Yv@mv%YMd{bvxk+e*6kb6>{=J>DqY^mP2BjnkMp;pK~<<&D& zZ0a0Tn{F1Mx{d2&%~1revVB_R3&|&1C!{+ZE+fC*Wq78g`|r)T$se0>Qz$tl8dg64 z6J#lt->1vi_|`He24488&WeAM2Xky5#}%jh`wai@@PD)G&Tk?#!O z3B`F7=SU0K%~o8r;))fQs<=|cWhl<4xJ=2p(eOM)_Ed&tipy2p0>uqf+#<#0DQ=14 z1}kov;zlU09Gn}WZ8ChL6IbiT5;19SEINYimO$eM{!#fH`}eq?TRc@ z+z!PpP+Xnj7AbC*;+80`UUAim+pD-5=G-N|21V8?!vl)js<=kQ)hq6h;`S=8NpTH| zJF2(?iaSo6|Cw{HaW|^@c0$=5Qk)|;FfW@F7p=IXii=fTtZE}caS4h`Qe2YcXbvVT zGFcg>Dz3NUG8C7kxJ^W3m?CqOVS(cMDQ>vpauqjTaRU`M zQE_>So20nGiksX#2VIIRR))hASE{%I#rYIBTygUhH$rjC6gOIN<;-CYj!|TVG90J4 zHHsUrxb2FYsJI=9o20lp#Z6Y+F2zkFu5xTveoO+-qr|nITBlj}gqBkIX5V+u!BRQ> z&Z(8{Zho+}e7pKqdRIC9&LaeO-M2Poh*+SDa!#E(RpKkv1Cuq&O8XR@W2NUQx?g(b zga_}7K^uD?x(er>57T+#!#Cmlws_xR7BQn{U6l?6&(RINUs0V z$EH`lKj+(M&FQZ--o@EhxurYiZ}%_&7xP zvE+MpP;IkMo$zsflh7LH*f?u_?6dRw^bkqH-HeGX?zy7M-)InHu ziQ6uNUgFD0_h0?|zmi2CqT-t3HkZ6D=U8UC|D)%-YUyVC-!vyCN7CXep>fY|T0RQ% z7Z1Tq`F!zEnrm50uWt{3a>H#{jkmKJ+WIe8+RZXoa4SpSMw ztj%oTfb3f-1JXJ^C?K-Bt)HqXAgJ!>uUgsJBDulo-@P(iGDi4NQ2Mk93d%;O|D_6R zP&RTvj`bMYOEddv@siOT874iP(R%KZRO!~(7$(N!Ov)US^O-}#itF2K2 zv2gV$i~lCkb{qe_mE9n2rnbf9t*mTie%Dq{wp`;T1hXCb;H;z>8t-3FnUx7oxw2Ga zWt-K|B=07k{fTR9{g6G%r5I(*p z8-|<2`CB?yroY-V22@_nLpX1#nTqqp8|b`RocnB~_lw0jZ4enB!63* zhx2)x>3okkSBUcwalUX%9v(IKi}M?KcUd6E*$4VUKIF{ph5yuNS7Tt!^P8@IJcoWA~9Gh`$#IYVnHI6TF?8mVW$6g$t z;P?o~2RQ0*{D$Kf96#YWisJ~5!#ED&XvF+NDE(vWI-N}sH9Sdi^x%uSt=FkUnl&QM zx0U#|im6DZN9r>D8|pfCBlE;64^<>qZD&iDx57aqCPa_aUFfC}ORVzE#W&z)v1su* zUP$A6>ms!1@)l?Ti4vb+WYdNx71gsEl8S04X9g?`&$2Kd!AKw6AK&4AnO&PW`?8Az zy`gJsmbw^H)HTBsiw{{PMWgXv&L(YJ(cfs`L|f*@&RS=;42*QnL_eCH6NK{!;Y@Q7 z&esD19W^`|BAW5D8oCx24Mz=ML7*#nL25}tZMaaQsSLFOK-WCwWtF=&Am{h(P8M-C zJjp_#Kq$~%0EIsT#@Gt{B_MziYK~Zh0UIXTpj!-W3_axzM2tde?d3JijRY>*E`%;2 zN4F~Et^(MH&=syGLwH$WIAsh63pu*wAvYLcAHw{ATv!P6ga9oT5V!(hAHqQa0TIH( zJn13~;SA9Rtwd-Zx9{TLAVE8-p5k z1Ibmu?!Fx-)aYq}zKjO6aNph(kPD007@WaKc=RxFb z`6PvqCr`Opd-ITB!$Rc~p`xcRLRHvesAk%RD#H7-RJ1{lcC_(e%lGH>=0;9;e-;Zl z`iKCzsQ}x^6-^6Qv%NoO3px6z0lCQl+xQhd5ReNCp+^YNhZG3h3m9WJ07dr&1jKAR z#IvnaWV5Y?+Q@$v!@JM{b(`7toNBcB`5HRgs)fpYs61mEv-|}iA{4M@5joq|K%@sg zg+ZmvHdOgf3l(!rH!b*aS|OUB2gfIELzMp%H;`lS})^K!_g*~MqOP4Md)s&5ys(`)jKZc>y9z zT8PiTTZm7s@LUAX=k4ROxH&%G{J!~fLP+m~^gAuY=iQJ?vy0Dhq4G9V{$n4X9U&ri z^XI4#c@rYrTZqqFEySlucy5K~8}{+p_J`whNJwvn^p+Ol^Logo*~O<(sBDDFCj0o* zhKSh3=YSAd50RP{;yp^16+&XWsAVB{AWTDr(y%ZkvDqt>T(F2B-n7?bcwJ#a zV!K!fiA^HzlKV6xN83z>cW{^zZ6e7iiQS@>FD`IxwB2NQ^TLF%Q{-kPu_Xkh>rX$K z?iNZj!j#0ex41a58+2wN+D~MBM_Knc*{aNu)!^^g!=GM1QH&@I}Z}>;6;)4e`GXf;@z2L#7>dn^@VkYHhH9w z*vx4$CT_J(KL`)QTNzMI|LfJ3)rGI7~?VBa#pjTR2k4eY!^nZ2}qI z*!WX2#zatP>VtBV&1%&@1>AyGv|K|;Ft;L_(M+bIFfpVmHyiz@PEVb zHYtBMe;hB|ECpVVKwyjEJ){Hz{u`x#Z3OF2;#hL<){f}Y)l`=$SZ2>ib=ytI`9e|Khc2lh#U z&m$0MFub&l65N5k(*Lsv{696kw3$+}&29NgR``h&*b{-kZo^AkCcz!}Ncz`D;Qz7V zrOlGy?_Y%{#19j5>{RsTuGrY82;tm%0O$vxlUjEb1fs=-pHbsK{ zf06ztr~_y4|JCqfJH#C#@RJnyIRb&>hL^TNf;(_j`X7tH|3|}{gZ4uNj!1zYA`tlA z@Y1$Na0d=c|E381zcakO(SC@)K`HQU1OkT)FKu=Ncc4-Fe-nZK*O-K~=RpFd>mKcD z^F#dHQ?E}mD<)}u+ale?NW!nxj+glMrkPD4R70AXb8oQKfi!c{z1q3v()*!O%_=F) zDmAQPp=w#hLTzQ0Ju{$ECRNOH3bi)+0_kr~pu!^QX)dS2682d!89vk4=hw-onZZ7n zJb;3SeWp`kHv4>D2%iz`bN)=!jAoyEs4#|oR#IV{@X0dQJfNlOxqO9fo3C&nU!jG{ z<14gKgSqAZ&P2#X?1+ z`5729G4k8d@O14meFyAj0PD~M;Vw231G`KZ^=)ezvT|V`L{$jaAZm?J8LSse0Xe3n z(p8SBPddployU!eF&)o7VoWEpj~LTQ>?6i>GW&=zb+L~a(_!o*#^OM`94GI9 z6UjU9FnpX{M2mt<-T}wiMc_EO2plIDxj}Mv5lGH10>{}!;L22IIQyFq6Szf+ zuqf+#<#0DQ=141}kov;!+h?s<;g1kZj{qWTrBlr?{SqD^naN z38K?86vs(|;5>?RDBszNi&k7Qac&WQ&fbADXYU}aoV^2%vv{}!;40Ga0awm+PA>w<=|wQ)^dfM@s@I(V1g=zZoc{!l^Pk|$ z`A^{HDLc-80yjRuxqY0W1#)75^l^q3xJioR3@vbz6~_r$;9QE!ij|jS_=YJiM{xy; z>nAuj&Hmwv%vFZH6_=s7EX8FiE=O@a71vL3y%iU$xCF%|q&cv`g%K<9B`GpV873<( zS#ha~<19h=o=}tPko^5TIES+1EJ1M5isLLna8b|k$n*9i0Vv&c?boi=(yQk0*9NslmO-u2*G&3a^W&|r zw6FQGd|PXrXFmOnRz{g+X6YgAa`X6pZG6?9gW6TCINPkZx$lV9%e?Q1Hpt4{ZY}gO zzxzf@HedQ)I}gv#PrlbamKkX~qma$O$!OQfM6~-`W6~M(fzMTO*8K}p-oA{RKmCg=cb8U!{^`kd?(Dz7BkfRpD!L! zHTf6YA>irpV*+%~V$zQ8lpQxX}qr$wqvwjx93ozg5tS6ddI_qsgbm*+-w8nrU zE6#Lw)-&Sk=y`-k?G~%gxvgN5yTwdO)icdkI_vQnC|^*QxR$N+CM2#!nv-yR-DyUp z>is*yLNa+1T*eK@iyubCuvGnj`q)(9FL1o|y6*;8$(OE@!bZ5^z~AgJSElN>U0VRI zdK3OhO>VD>)w8;|V0<_=p?M2ZT9p(`3a2KU%d+$gt=gRB)XxR1bm~2lA$Z3o`cov0 zI2_X3{K~0!g+c2y{XD=$X?hPg>?Vda>??;)IJ<(_Oq?v5CB9gE1Pix)#a3Y@vC$R< zr;%S>?5hZ+!J18JdddJ)uC`U8ZRqe;*MLQ|tIdJwdUssnE$Mnnc6Es_i~4A7S2SB= zqhUS|7evLkkt)MnXoU}Nc9V@zv9H!vftKlTh0Q?D4zZaySuU-_mrDvEtl9M}*`s&KC2Z2v5gY0< z7A_+(H3!@F=sjDZ_icnqd@j2ly~{oNz*cCNjgZ;CtL)Km+a7&rEA)|#P>FAZU60(5 zr&0UZR;b=a$lT058fV+1Pi%#D+X&(7yj_pZ&(u@8p+|dch4z9KYssyd`uSK(p3Ky{ z(WL&AtV36C-)FY$K3lfIhBXtr=_%Jkem_+v;AEL~$jLoPbgN*x*!Kkp>Z7X_{Z$MX zcI!O>6G`JwOib;jpG6DW0n~)g%`b@!yPB_v4QuVcV5O|s`$20C%yrRENsDje;q;7H z+G+{!ocJ0aPKzz3a9ZplgwtY&E1VX47>Y*w+;g$Prg%lW@LkTPha>Fi@%HpId%9R` zb%eKBW^caCp02j1x7*Y8!L)g6cfBX(@O!=Rj|z?2!R_HgPQz%v*j+p}$;|w`yWTMx z^X6;w>>hfrfOCVbGo@;n<9jqaztBTEA2b^+&h@s=lt*Ru>DlajYftI?t@%>V=9cSh zohc93JY;eHQ!l+^cXXSw!sV=NHmrF;A3dcf zTKLtbvepJO!`5)mSB4 z(=s2vc+%f32>mdO&u324b*_GO4Enbj24>EM`u3_ZS$gYsRpT$#%VP9T&o=wa*E74; zpY3oY#9)BLYaq^((N6Jk{QD?ghIz#xy_+_t>Ys!3XLbGQB;lmbORDObua~xU$Kfvz z&Tu%g4=mCg9^iJyV&F8C3%NWI*c;_BK&)5U{kZ-du21Fq1g`(`IjLIF1*PDF%U??No>$c8e|_`DC--6R9^*r5V!(J9WMq_0}~mufYd-YE++xcLpd5q z{`Jqw`kg=znCu$7A%hAa8F+xyz-_|7kv)_#9!SEc7RUw<120B-Kal*^0;&FGuAk5K zk8=G@K++w`m;>~XV=}z~?s`TFyal9kHLxGB94I=*^$&3UIIbVT^}T`AKs&Dge!kRM z4Wy1OU&VJOc9x=HwEHn^S*2C+eZGC+MRAPIl}w8VXkI~c1O7Xqo{4>Jw|Qo{qd zd^T_d%4tB-JzS=_g~1nP((!#D8EgZRK?#r=zKQVy#&{q#bl8;m3XmFlfy++-hoC$M zNIIjq{;ynr8P{KEx~0L7PsxVf0g~`)#`}OId^?x_2D}dCp+FKoi|adbz0UQ=o|N@l zfOG*>zhB;GX{C?df)gzA#Q z#tKF+ko4SB`OR3yYZxzL?8=w|B*Bw@iF<$~@E(`fF+K^Tj<~u0b}nDb<^SPw4_S6+ zw_)PPC#2v$#$T3S2AWZc4pKV50*&14;eQxE@$*J7Bb%M<~P?eUc%Um zF_H1-Vk!Iu<4(pZ#^)Ig#s?U0VZ55LFJl)*cMQKd@`!9;591q*D;b|=oW=MrAdT_g zxSYq>hcTJ)}Srw&u7EI2`y-EaKTNytxa61{@3gahB$|6Zk&x4&ZFy1mF$8@xb1|F~AJq?ZClz zXpYvv-zG?`V!WSm+z`!yFRR%D^EC%P{ADi~q&e^bExRKyj_&`vuFxFu!22$jhC?rt zhA&+r4Z8vHxiWkD#nR4`EA2)MkapGmq}};IvMcE;?H;{A+TE5T?Y3o0yGwy&XJ+C4 zr-pa8l@+%qNc>a0#F=ptABmNCMU2GQQx5Soo3h8@z%Pli`!gQfEz4^er!e+sJoX9K zGfw#g@fQM29IIyo#wm>b8INIihV0iePGRiNcnljpqMmUIV}HhD*d`M7j8i^D{6zkU#wm>b8INHPOw=<@VeHR%3_E9{o^gts-()i$z-}BFJi~Y$ zV;ti)?BP-U9L6DxzhOI&_%)1oGInSDWT&k6F1 zdRy|_)>ft6s<%#X2mV0$`t}Y-J8bRWz<<&_p##d%_&e%L@U0E6om7u_4CV|Hq`0b!@*S3gb@#{h9bXH!z7qdKWjaoy$GBfebD`!VPTa2xM>r zFL7vSUaX7*o)Z!+}ihW14VI^e4jz0T$k-NptbJOmxM+=nA{jLQZO!EP?^Fi%7mnC&j?jx-p2`i( zW&3)L(A`{~$3yTw9_E<;4#%zd6hIApKU+4K%ViIj>F0-3f7u#xa5x_4`i4HzzLLj0 z4WCr#bt(3A$o`$b$TFR&Jdo=@V?7tv1BdzK6#WwSOgxF{)x^^A-^=nQF6VGl`?)FF zp`+JCZpwA8Y$}?sbuoB)CA0s!hh=>#*YDs<>xU&OQOABe{?CZ2>!<4Xb&RI}5Toj? Jx%wkr{vT-wz#jkr diff --git a/rtl/obj_dir/VVortex__ALLcls.o b/rtl/obj_dir/VVortex__ALLcls.o index 4a50053e146fc14117509bdd6d94cad463e2b1dd..a2ecc0e0d0bdf49cca739e658a6286f494701c75 100644 GIT binary patch literal 161996 zcmd?S0i0A-`Tsu)yRZWbvnuLpC`+=2N{LB{h2K_VYb-2EC@K_6R4Pi+r6@5+cDMGr zP@`gDT2We2VWJYQhPs0YtCB8Cib^^l>a2^pn#F1)|Ic%tbDn$W&Y77rEByNZeqUcM z&&+erd7tMz=iKLl=W7YVn8vj=%j??&H z4FT|9yZ#Pl#Qc$d)~v?!7dFx-{%_W-X$>=`nQy*)X0*>Ed%EfeL>?qnc_iVdBHsK3 zv%Yf4B`0g;tXY#!pLV*R!q`#it0LM&r6G3kzge>`Jny_&=Px|({P~Tu8o&INFwfYP z)R2FTDc}@sPYujBk@>*K9s2V~h7rq7yn{@hs?T>Ry4oX;7; zyiU#QJ)DoHHLv#b10pX%H8c{LtBXv5@rlS^O=;-!S}@ z`rq`p_k7&DtS{cyfWOE&_mQHVDE!g8Y_GSVudQKkQ>N@LGSW*uw$tl6rlD`oHc1ip z7W8H%i9fb8?sdhFY3PlcWbvlm)eQ5dztM*O8~VJ*y-gV^YG}h752%9uL~(C=Z@g_f zuzhh!7a!WtTYAE=-etSJ1sQMpF7K@LWUpa+TSL0-tW4Zn?>&5PJ&IR0#JvVobG!8b zEP)vxZs?8O&=FhPAtvlk@-KWc+yrk195-HS5ckg7HpOe`f@`+5HDtVv*%g4gD_70t z$8HHYuU3dnm+gwgmQmsHmX5~3s_A=9YMY*EYuF8Zt?`f7u(xgct{f$GjqCPY)+atG zLO!`9W0}7M$30SzlzqaZoOu zI;y237GIz0tB5a;FC9VWQ3Ord6))?8|Get%wdm2n1QL1;=$XNsUIY5z8`SnKS0X#A zdqP8BQ%4y}gug}xzX#5brBnCyRNS=>|4~0zr;OLIyA9_|X>7Fj{@zEQRl+4m6 z*lusVPG1!;yfgYb?0%aq5i^c}8T=(+1J2lF}l11sTIhvkP9L7?UB6N}uC`qzOLZQ#*rdw@pvOi$Ltzrn*Ol zD}ESG4SdQ|?d>{CmktEXK;uYe`gD(ufiHNyzJC!7k7?K&?P8k{#A-OwQ4sUa+TAvt z&XTgOrSW}jm!XMw$JTwtevmnzm$X5*Vkm zH8i|tYZ4etvNe$$O#<}_r3q`AGKs7dA=^)%b~b8W3-h@a6mR*$6JVVJCe%lCXne(AJ>1ohR);jW=R|`x zj49r8Jp<#OqMPF5o>&rZ+EDwY(`TN;E%5(FEmR-EpzL+EHlVlB(2n8MOOo?&=BU0# ztyP1B+LP?#mZuvJHGWg=W4f{qtop#&nG}~6EtgJb8IyX=!>1gVdRrAeF ziScylL|k;y*xJNj@v$jA44t*FbuoR>`iFyh`jVA?XrA<1pOb!Yp7dHDPTyJPt*7!@ zlQ|X*XOhXWDKRm-K92HJ*U@p=cL#Aob=l6ob*~BPVd(zCx@<&$+0OB&#up7LA&XT zwtH((PhYg2(`&nP(rbNAdTn=3daVzq_v@3BL)XXT*p!%>U7x=N?WQlebIJ571Yxgt>^UG?ws^mpOaqOos(Yc!|DC{ z7d>8McchSsHZPl&*`<@Iq9`NC%v{iC%x8()BE+w$)W3Ga>O?! zRzzW)HV|J|2EJafDN(MfOU7?ZtTxFuCT{gV-iD85{*3C1-JJyU?jDbkFW%O|LXCKI z5#Eb2?s+6=(l++CCh2SNh#LKRTNmf($vZYZc_E;0OExQ_D%wjfqe(mpZc8SD>ZDOm zU8Jq_l1oIlP;{+Em&_c;ATPNHPGRJ3(IrIJE4pUUy&<|*(N!LAcuPcACAy^OsztX< zbR$H!Ty$eacZ2B0iEf4H#*6MI(M=HDO3}qdw@P$VM7LUWQ$@E%bkjuFF1op*TPM1C zqU#Xde9>(XU8CqaMb|32&7xZ(x-QWrMYmOS%S5+LbSp)-U39BNmloY>(d`o58qsA$ z*D1Q)qT4LGUeR@l?hVmx6a?zEGu2OV0qN@_!NYPb`u2ys- zL^nosHKLm+x{;!rB)VGB)r)S7=q8J9tmtNlZk*_5if+8^_0yF|Cp=n_eMN~LQ|S6xD1GnG-gzUcLmQ=_JH7fv_LG2INu zbTcL03K-OsuE)Y=tvV4Bq)4TYGzQaIn92-_cJ&<1$8S={4>reD^33okR)4VawRkg* z`ka!$E3?6>93R}(fAFeouqwv~Z|y&Lbv9U)%2=N35NfEM^tZh-?2Xn{Ss1(qMs0(a*YSaCoLd^xwkK?k(J zS8@v+d_W6)RSHyRj~}P$tPI5IdVCF>WqH$0c1#y{OgBZ+EyV045E2^cD~E*3oB9rk zEz?1uU@|%%qMarr{9WqKnW{`kXZ8r0XX$Xmsme{b;Z!4|opo==A`u;Mu!uT_{bW+> z%qDf$1$FykxJNZz6|REe1>WK-=>~?1e7bDR@OUEEaU37PWfXm+wNuRZ@PqIx@O08t&*-_7rG?2EUP`5m?o(HMvv3)IM@uv0BbYQg6Y%#WL=Kw`LtkWd_KR+d@YM z%8}dU$UFB-Qy+~zzGKp2|NdZ8)c4uX3cGO7oGK_*yatt90lD}qHHAqOk7 zi&Pe56c;LRpbassv0LPj#U<96**Rta*>#I z;}q47eU}{Em2G-jHG=XM&B@i*w9KrTG^FnBeIJQLJInkAZdj20B3YigD^>@S9Mz1UDgF z5zj`AxS+!6<~XLC>zHnyP8YjFtpQ(fTBK?LZcE~}ZJSy$?wL*n$(vz zy_BnuR0WUl!mmD39X!G-#rntyb%Z+qW^`q*1JBCcQ;RkWK5a(NQy{?_I$6@P0-&yf z>9W_B=}da+B6U|iNcYe`L7WHvs618ZP!1bM)G3h0rroMp-=*bqeNIg>Z z%;C=kbCfNpMpmUV)sv$gSfP#fMSG*2(XQ^lz|8hn@45Mz?px*4@8r|Z<i_~(B_ej;)5!##jF$tXbtk&NAb11d;=CY6)MPah{onUdwlZ{^t)V7Eh(^%Uv zUSy9QWE{xOiA8%6A(dZl1fBhIoqYPSd}@(Tm&&Ja;Zx8&u6Fayp^E5gFA1qtwHI6z z1aOr<8&shPc;N%2!t9NfVKBE!WrkWhkAEDkOpmT`Z61VRMO0`M71}CKc1v{RS*9 zV#%k2%ZaU(brFo?s}XQ;ivdq((i+?gq59Ty$G%9);2vDd>V}Y7H@v_8%c*t4cZArw zzyCUgHaXr0j)jbCW2OFPj+uR0tP|dY%_E-PeH@dd>*lHVVULk5rFOth=uIjM5NTfP+ zme*vT<&|}j-hGj1FGMVoedr*Lv{@0fJQP7kHl>Fnh}O~jcqWYY*gK{2%qK!FP<3sb z74!;H;I#fAsn9LWk`%gS8a0o0VS?FQt|)5SxhX+h`mdY&SU{^HIX}P^)~-i}V4XTh!45h|v;Glb*b z^?4s>PHwfZnXh*())YCp4Zla7wz^6^=LYK6^BKR4l1%QY2~zO*r?`whS}ZiHDy_*% zI7^?JZAr6Sj)y^&_3A`uOPYmyFPRLg%_SS22Mwyt%?vNu8dRH;#!IdYs?AEjm%J&c zHuoI71pYtny!yC z159|OC35rF4elzB#=Oov0i{y<_j#%~BPP{na5E%&0gbK2SVCMI2seG%=Lzy%&k#;I z9#MuS%iiJ%>QjEJ_~9H^v()7Ryk|2jn`F0ZqS!U5s9p37&;GG1NV3~iFLq5XY8O4) zuz&0dlI(WH#jYtu?V`J~`^T;z$!^zFv1?jUyXYZ@{bN^~_r+yXJ{qD-f<^wdhFTM;UE7 zwHj7q&ATKrvYLm-3z2or`3q;rmqe}MUrD&TP+nxuYhG9P!II0d zm>rlOsbZ3pA-h05JvKL?I)fV+bgwiS)l;o?^bRz_{FGoF8z*G*^j!nPLy*TUil6xv z_(%8IfU0-wyU!FnSETXOepxv{fPHEdr*R>xsa9H>iVMqsH%`}tOv8F+?3VR(ld=0+ zDMB?_W|+SYhE%CE-saXBO_Sz$xFa65vriRvuuG}i*SJrbz&NT*I9Mmsy6yq^t|q44 zeVB=Ib1;BAcJrc84@Qm9jQTcvz*CJlpU8Q1&$N40h{bImOyNIuwj9J%`fyY8W%M-@ zHMQiU18E6lUs+f8*jhc$YADOmBt*_vSX?!zRrac`)@1w4D|`iqCKU(zt1yWHdW z6!Z|+>O`e-I6FpnbuSY_aSN~vdcGv*swv;cn*HVffd6C7{t|T15uap>sV8Es*m&6# zAMRhLdstz(3+F_HZ$Q`LQwD#L?kA-mn7sL&M+K=3A-ZWXg(IE>|kBK$^5_QToj4yv3+LHZL3kdrOg|MH{8?^~5p<)w$ zflpjk@hY(Eu;mY5;+SB>UG06Yl;hR|pr3mwUS^pJwBF*eCm1`q1J%;W6>C25BOX0^ z;E#Ci_!fA?LD^4t+yf(Cz9c;25zaQ^ITquOc$9%%ZVJ@ri?OMM5swQuBc9>uzHWGW z#Pcg)AMrFxk9Z|o`OZeXe1@CALdIA}Je9G)h-bh#9`;AP5WDb*r=BjMK{qhsk?w!# zh-cgz>TvoidA8&cuXw-98u5x-uzyE9GA}UVnc~C!%VoqfdGkBZal|VQ${O*CC*NNq zUh%f<=ZIIl3N9mFaY}H+E1uenc;o(CBi>eYPJhJ9_jp@i#LJh2M?AvWMm)!2{1J~b z@Q7y$)aQ%xDMsNEMm#RujCh8p&mqIpBc5LY`-rDmdc-Ty%6B&6tKc%?6{iG8yyB_Nh&TSfHR5eU=k!Os z4txt-<0<g}dXIkkY^^F=uYECT54XUwDNfYy<3!Kb2p{u<%4tMfd&ecpm&^`j_&(Sux*%D(fRz5b7fq>Da)JrK{TG=7NZL2QWa zF>Rz8uwY30a5DTiD5M?FyGOdOr%%J^(^a})Y#EHZfPpuvxDT3#+K-W4bWAdR!kA=u zc@59L4^+L39wt6kxRjzU5~;^jvhn+Du2$8O>OEO1^%&ofc1#E&-T%Tr?Kp8F-Qj1s z`Ds6$lMJHwd@sjTb%=UGuzMZlggVkqyAP_z1-n<`Q&v%`^wC+W;6sF$@ANaK-yDs3H}UxZWWQA7Moj~b$P1Rgc4qHh)LLm@akyr@2@ z2cys}_=&Xw@Banf`Q!X|m!7}rE$niHmj)SdZ+`%IPDuc%{s8bmkpS-N4**a82;lzy z0Pu*805ZGXo zvR13*E_;&4eyv_^QtRlHZz902TFM3l{8lEm_Ugx*w>qvBczKh@QuQ8B+m$s4RdlxK z*K!|Ey%2gW_x0eo&!Za7W<7Z@V;Ri^%v_>%@teBE@dT@RYZqB)Af_3Cat*%Id%=^` z9${NXE2ELz%qVb}MqTgmsD9O;z<`ed0uO7A?v19r2dQ_pCjD2mIL76hmz3spmw8EX zuZsuuyu^5rs%t!0YO8Rx+bdpIJJ~jOEKpD4w8_clCCBNm4)?A`>PclLi8=RjlMFCP z%&C~0WS~i6&dl5-=h`|qWv5H z92DUnDZw*CH;{wUBQe{GB+OMnKsVo9!%#m<;i)AZ;ixxk$skwaa(eGBl8DifV6epV zs448DvdQmGsq|6u<{kGYJhc|tH)=B8y^BOf$-8$Kpa&RJxY(nN6_TxQAKvP%iy#7< zL#iKS2G;FE7p50}y@s3QId>WzQ|SSE+mg1cRRv!vZ`wI9+NG50wX3$PRl1!6F2K4e z0ami@><+x2-G^T;((_N&4K;-?C+}nqt&6C_l`w~v;1GNPlT=nOIZ-aRS16xW)TNOt z3!HgZv`baQXw`|39-vGxoJqn_rQ_({07vD>93A42F{w1%j;a_=y>QgYf}?!_j>#b|;!O?^?_#Y@gmC8$%OEunf;M(xU_H8dsTzL?$jlwS8e-BV@; zN$PkOiDq#&lG10BW(P^?covB!em0WQXOrdxN$NP0g3ll7Ngbb&!=w5u_hET;S9Lb* zA<|pc87R7K`u5b$YST66qA>iX4K_KTAKpr*(sE>;GJ^{3R82of&TSPjUOKXA=Xms4 zycR5HmO79*vMG)CE(w;YrZA!Nd5h<3B4!&jucNE#qzrz0RUy`eD%$@%L`sG#i`XaM!Avvg`1 zsVw!`USfTksXjj{p+2WOHqQ*I&qS#YotHiMY1M?SG6V8dCS77>S`SoZW@cB0P6Mh; zv#l}%^HgS+t_(U2y;rW?NNY-R4y=+dt;t*bG_;2E|MOW6EfW1-Hp`jo55oO*@EmlD z{tOfSnC0}>!T-fs&b)W-;QxcOoc=oazcO^Hq|O?+CmBYF>Rq}RB+mo&YHG#`h&@Svn-!wHffN9iqY^M3MgKX2bYSY@}W{Nje-DAgeAutu7 z+bbAnukGLt*qSu^w&f<9R2E3qfqdM3!!+C~^J(kzC!97mYNO@B-^ZL=Ar=CWAq@DUJEZc#UHppzh%m)avvH=r3ck@;4Jjk_f*_P zAIPEp^C5citPxAH^ouI|;KwoM?vH_HrNYl#V2!saJ<&_`RNOhyx126^U^=fxcSU=> zmWk+3TppeJsq{gon`LVvZ^?LSC9;S$CkJ+)P;Zr^oaay~%E2r9Z6p7su8<5PhxX0Te^=B|;ls^i-&i@wTP(%VTXG?fU6G z5Krxho=Nw|i(&^ZI3YU~wxae69}#^swPTR?$Q3WriPckaFP~qAn%Yrwx`!U)XQ-SU zO|iK_ZfZwWDBTF8OYIogv|}O;^b9(^ozF5=3AlyNvImeT`lk256l@kAeJvjCjAK`5 zJd8aV?})Wbk~2^FDfgFjx|%x5Q?ypiXNkH>PnXj7usnM zHPO|xlpE~jC|942rrbVVZm%kr_Ix)b_oC!B71eOF(YVf>Iy#n_(~KV-J0%=Svr=L2 zRRnsne^k%e+2JZHT_xR?$Af5xJJZZAcjj4^vPZqguXuqUOeCGE>r11euV1lqANp>v zP2cbNs_<6dh-?Ild3ajn+uoB-|_Qq>g6fM-ynWl}aOV2kz(L z&fmU$vM+`l3UDHFGe#ZtIW#lM!;wP)PPuT@QJ+K8m^>Ug6yQ_}M;-M!v@Dm0BZmT< zD&eT3K8KdW@^Iu(fKx3Tb=2q3N>m<>913to2uB_DIkX6rha-mqoEqV9P(TOA{ddz- z_;gWE1XP<-h|igFr0a{(eRte=H-|X+!O-oMrvo@S^`C)iTi%YrvMsN&Cvz}wR?a<3 z1sQ)N^5a|TrNh+DcY58GOUijD4QJ?4Jy=Ypk(gWYDDyLNc+^f+mE+DG3EEQ!H~i@4 zTBuM87b@r!vg6ob1hCkV!K7SQl_5(eQE*m0pj~{7zFApi@ zG_U3d-Z3nxK4&Jf4=X6WKk!$4>Uoc5($l`M15X*5F^vl}2}>+Gdm}_sc9)d>NU-dC z3zSU>OD;RO*`X=>Q7L;%u+ST}X9K(HWo2mqr{Y0?rO$ExPgeBKIxcQ)|_ft~#lfkkd zC{Q*fEV=C927{*T?NavB!LlDJP&OshWw&GSqflugx;`}z$v!o)kzCIxor5kpurIip z8KKeW#2$_LTbUU)T9d@g!VfEoAJC(Q2kvs zR_+343Pt!(qYzU!3gi7o$%pqF#e%mtN=_+$qvR{aZxnke)<(%G$8VH;<@k+~uN+IG z1j_kKs8RGNSD;ZgWH$;8eW6Anrfw9*`;C$h?>CACZ*P>GQv62ASBl>#_EM~kl2eY~ zDEZ3q8zo;kmPQGbvo6#qdiXEUD6}daI8$g&5NZ@+>PBI_-zfR;exq3M_D0Dm#cz~+ zrTC3vFU8s@Ipz3`lCK=UQSy~zX_P=YcZV89&x;B)3f%(;Gzv|YLXAR9-6)Lr8zmp! zZxjpO-Y7Yx_>GdU6u(jIrC1v!ryRdg@|EK^O1^R|jS?v5o=~Ga03YMRs6eAUnB6Ee ziwrdiF?FLb-fxtAc)w9BczdJdl;Sr^zEb=~v6o_Pl$>(>M#)!>-zfRYu{27coO|KG z;FMU;qzg0(-QNnFDKxzfH3~6xqcGlYlze!&LZ%Buq0JkSi?DCm3 ztx#!YDLxyU*yVF+v{PxT>|CtP_3GDMa6Lj{Sf!RH@UzKC9rIIDd{C)JR!zWhh-;JKcG(Q zYB>qzWdJ7X*0CfUoK4hCla-Ln#*OtBl3CVdnVrg%(?zPPNLF@>6$TZrLQM%(Kw9T2Agyy1kT!1>1{bdaeml`Q zA|b7F6_D1s3P>BOf?1PqE$4ZVS?S|IsSH+0T9cH*Unu1CdI*rQLm6Ely&ef9y)wK& zdOaXWdS!edeKLN<2AYh2>74tf$GzvzjyLVDiF=o&F*4wNu4m4niR)w6P+j%iVp8+XB)&qR@3dUS z0D9gi3qbD{mja;2hOz+ku5u{=dL$ET};7(aJ==1zjX~1 zyo(0*n&78xukBD*&N#rES*VBX$~bIM6k&?mM?gP5iKG-e=s{_k@@2dvz0T>9j^0vm zNjJkW-AqYG=V4R29#7ZSasi}BrH?dqqZ2)q8H6A3#E&C4payi_nVp~URVAmLpLtTY z8Ap9iNnko317KB-5ANzen9kDxSe4_0xAq@Q=WhV4%JIS5vcRd#U_5;VC#72#(<{B~ zBytxXQT5i}Q;QyRZ$19W;4cza4| zLK>bNYNJTe6dM9XD@)!<(XCQ6xx8S}6jcI6D@)!<(Mc(q8l_;-6psQ$D@)!<(aTYE zGTyYI2A4}ox?aMilDa(7mr8x;2z_nIX0#V|3H<7Cnfe4>LUc)^n~E2>DbW&9EM!G1 z6iHLU6}xNby3xBk^KW{8qJ;%rnYHvmv$18;-hKNb8(Su_n80E@i*YQ*vKYgnmc>XG zH7rK3sAf^cqLM{9iwKKFEEck8WHFz`JQj0V%waK`#Y`46SWIIvmBkbmaTb$V)U#N} zqMgMW7OPpTVzH9NO)OThxPirT7Ry*9SuA1E%A%P?g2i4IeJtK!(aT~tiwuihEYd8t zv)IOBD~m1`n^|~k7Vmym+EXJ}J!=jeONES6LMzE-6QN^N?MLCNI zi$yFJvS?&6pT#^Db6Lz`F`LCq7Bg5(V=nMH!dUKV{U-eA$oVmFHni(M?zEVi@Q#$qdrE*6_vbh6mM zqJzaGyl_D0ABzbr#ENWSdWKqLn1dD1GRV*r5l(V2W8&J?977JN4vY5|e z9*emw=CGK}VkV0jET*xT%3=zOIE%?F>RGH~(avHGi`6Vvu~^CCCKfAL+`wWvi)Ad5 zES9inWzozc!D26qJ{E7V=w-2+MTW&L7HJmSS!`pml|>he%`7@uY+%vBViI0Cp!Q=i zfd#!G1m!puV_A%0QOjZ^iy9UqSX8s9Vo}MWoJEAiA{Mko5lW!9EFtJUPzZWc6@p%+ zg_y%)Hj9}oX0VvXVk(O%EaEICv#3|1VO?ZnLp%P~;BPhlR^e|Y{%*qG3jE!GzvcK_ zhQB2Kmf)`yf6e$y;BPPf`tbJ#{(AAZ8-E%6?ZRIgf7|i54S!ql*M+~$`0K>q2K;qk z98|+pTVe#pPAs0%Z&>n#TI;K!$GamJ)a_IE-IVqMFS+438aV@baW@D_FyQ0YG|M{5 z=)uFfy&s80P8&KNOBFw%^^7WrlKext#>R5B*ur#7o>7sw+SY_MUQ%gH9cpm6DP7HTbCYLfP9CM4`k3OEt}0{9__O34=le%K9I-P-a21)RXZ4?8sX zJi!eJ2i7Uz7zQ2-G2RM%j~fsU9Ib%04171lL@V%^Tp(R%`VOpC4m?WHMl$VahArNz|$f2%CxUoVZ%NaQcV!jnQ z*cAy!mMLU}kpm!bIb=DN2l~j;BjjbOj740=_aW>N@^Zh7A`$Yt3b>Gg--ED6$V=UT zaO?sFY-HfKA?y+IJ8nR@^;-%!pMe)c*dyd6xj=E)JJI(K#5+T2; zfO8r6H3)lz{JI+u4m@80=P>XB2z!LQ&@A_6T`iF3=Vs&r!6QOgk6C z9wBGhX}$v`LViI3XE5-Kl+AkDe8~+62ToVOX$<@vggruj-VF!`entVOGVrqy_6T`) z7?>|Yo~3wGnD;3NdxZRSKA!JHiI8V1WSo(ofUrl%Pr4%E#s-C)%*c;H*dye}U6F9) z=?YoT$TJ}95%Qxx5)ty1(&mtNt1{Mc8TUZgBjmk)8AT%GoeJ2_z`G#q5%Mo?Ksff# z3b=-WYa#3r@(wp3+ud3 z{{Uf+kbiUo!hye0z?&HOTL^oE{GA&R4*Zn@u3+G=A?y+I#$2E+LjGLQZeZFkAnXzH zmv)-(K#7poDd2Jj{*1C&BjojNKsfMP1zg6!pFr3n=E*Zu1GlY3WZEC zaxsKGLN@ux(j(-5R2h4@jJF}|5pthjMv(~lrULdc@GS^?g#5P~5RUz)0=~h(e?izI zBw2z!M5M=sD7AzxOs-AsE0!X6=CwbT5*DG{<;0W%DI3Bn#Bd)$C< z;PVQ&i-9jd*dyeNZa_G2hXSSU4yo`JAO$Y<>|-+>Y#pH#qY z419{RStI1rZa_HjZwk1TfsaGjBjgiqKsa!V0(LR*Q3!j4d@Kyi7a{+uc$=B`FoZoq zK9Y~;J5eI!0}9#6$Oj?p5%M8dB;0tvLT+H>MhJU^+~kUcBU1|5!N~Ox_6T{Ok3@ug zxwJXtX}B|j8<1KZ0s}t?VULif zxB=nTlN4|~1K$r}kB}$l0&NlUy^1!DY43xuN5~WHG{0|3ggj0G$1?DE2z!J)!3_up z)+yi^1|ADxkC5+i1Hyr$6|k0p?}o5P$YXMWwg`EYqK#zQ(Gd0sIm%A+9Vij<2nDQR z;E|L~dTwx?`CV>6IPg#f9KpcDAnXzHa5o?vc#r~CGw@&tdxShB49piHhbdka^M*s% zBV;Te&v&9k$f!bAGI9unJwgt3MZ%303R%v`K@j!`IoK5mN0upMgpmUv>=AOHk1Rbx zUZ%=e#ASRR!X6N?goSd&sV@X47>os z9w9Gu1Hyq{R>0W|{0f9ULY|ikv_;5s6m2Hc&V{f?$XRxp??8!=Ur@jq4E!Qxvqs1- zxdGw8=?XZFfuDo0N662+0pY;UDBx5Eeip(WA-a09}vw<_Rj2Hpl? zkC3S2FMq5cUZ9M>ilG_!|YhiGja`ut&(> zxdGw8Un$@U2L2kt9wBec1==Fy&lT+kru_oK9wC2er}++)2zi|XE@$A+D4R7xUhf8k z1Fu!UWeofYggrw3)C~v+UZsFZ23`$ekC4}df%zijQpH=sydOc>Bjk_s@q8yrg!B}$ zm62CM*dt_{D-v#OQOIUS{s6)rA%EzKgd?v|$OI!7L)ar^laDMtLjFgUv6stu8^RtT z_xWWMiI8t9U>^hDg0M%(f4c$U*ncYE8w~sxggrv;aRb7wuPI=ClZ4G0H5uYkK4_yUAILcZt*gadadV48tD zA?y+Ixm=(vLjGORwlnP+2z!Kl)=u*sC=v2W1>DBKrzo2>LO$&VgaiMkfLj^(ID|by zKH&z01Ggw(7Xu%Kut&(p!oYkH@~?`wnRyRG*dyd4`FOq)B|<)+ke!Tt5W*fIA96*) zjrS|$21ag#ut&&Eu1GjCrH~zrTn}N7koWmWM97}f=8&i1316&3;$K>aq{n@&-RUDZ zA_oeuLn`1z27U;_9w9&M283fjpnww?_(2GJggnI!2)CZ3fa4kXeh7PnJUJI=i;(YC zv~f&(AA~(Zo@l4}eN!UjaSAw=fyYDGBjgEgKsc~Y0mm@#SO|NBe2*It4jiq3wG4bW zggrtYlMA#($fFc(B-4(Dut&&IcAD=%iI7JqU=0J0q-@f2v(_QqfNWYLL zD-^Pvk%J)Y5pu9A5{@iW$Ot0`K-eSXKp$CpguG0Zv53p~K7>6&UhbDsWDfaV1zgC$ z??KojV&%lcz>=E*kT%avNenZjbG3}cW_6T{A zo#yvViI87az_|?k8iYMUe%%cS2cEBha~OC5ggruD=mvxXzpQ|>8Tb_ldxShM7if!+ z=P24trkx96kC3zMG~a;|A-|x2GZ^?q%4Us_UvdM&fzuUm8UsHEVULiXcLTzKpHaZ6 z4E!vFJwl!x2Ih;9XDQwk=6wpn9w9%SkLNp4BIKD08E51tAnXzHlded(u|XjxGxB2) z_6YfLS0o&Hx zlnD8I1zgF%KS0qsKcj5c2zk955DvUn0hclGClK}s`BOI_9C(!iCK-4& zggruD69(pskV_SB3G;pgVULhM&d2keC=t?A$W}&P31N?rZLUbTu|*-98TkVUdxZR< zD-w>pLLn23Tnu54kWD_a^a%MMRmNT}<826ggxu$sQ6xgXsepY9d<()JA^+_Lgk%4y zfNwDHUl8^PxyKC%x4x!;y$pOE!X6?2kqfj%$d?suH`88$ut&&O?KHn{N`&lIzzhRl zg0M%(9ycHy_`Cw{V&Dr9_6Yf+8xRiMp@3-y?u4*M$meo_wg~xmMcdA_XCUkm@>x60 zcc4VbClzoT1D~R7)(H8u8xRisn*wfS;NuYX2>FB?5Dwg;fL#oH6v7@M9}5HXMaaJ@ z-e%@K3}KIukL2U|PLv4wfI@aM@<9lDgnY;q2{+!akQ*4e5yBoJH@PC=$dp2MFmgSF zJwo2+BM~9HOPfQUhBxuC4vBwh9g<$lw|1wG;D{V3ybg(!yk!BsmyIv>2>D?*ARPMv z1*FXn0Q?|?Jwl%1283HrQb5{90l@b|*dyf0xjZVaHk55gWHPqfqgz9|v% zI0dAA9RNHY!X6<{a09}D^z(unTWE&}0FQ;RN67cM0pY;W3P^iR0QhbQdxShD7if!+ zM=9D!rX3AokC3BqB-8_m<~vX#fRkcWhU`6A>n#iN})z#9%>kC3r^Jl}~DA)^XOyMzEa1i~I6 zhq@x+#tMa`9Y=s11YwVmgI$quWSK(J?j=ADfUrl%fj+YI2zi+*V-c6}eF%Gmyc|cQ zpB0Rd-$lxeEwsrBjQ$>kJwjgU283f5C?IXu0^qkH>=E)iZa}#8TM9@UzW{hKggruD zk_)s&$Zseb?H>c$HzDj1@*+FU@0$`Kzp8+=6Agf0gRn=)ue$-^!1EQ5_Ot=;0tkDA zywD8@2Yy)rX?Gj|zXD;8kmuzBZ4vSuMVraAb0O>zau$w+dSIRi`30oh*h1U&z`QR~ zHpv%^kY92G!hzEjkT(7S@N*FM2>E$8ARPD^1*9#60Q@Y3Jwl!x2Ih;9XDJ@-MFifb zAnXzH)A@LQFO&#*rb5!bMnHZ7!X6<%>57CK8x)fENCNU>5cUZ9aaSZ9dAdTy#w)Zm|UHCB#n;-{v<7sWUdt<}8vW*S*_-O;ZsNr4<0oyPK z2(%GM!=2a)3Xr?3!LZ>k4v^~BhCgF3DL~d*17O1)4v?DGhFh^26(F}+gI>e!AqYi0 z-ysyES{rW0R#qVVsaDbk9de6k*`-AA9b%$f!|$;d79fAH2DgSkIzZr%-(WK>Kz?ft zXbrz}fWRTY!fsrE{Ms7C8g2|hDCYPMp;=jL!_Tpo7YM(om$X5L{8F^+5F+>vG4r~H z>#!LZAV0GPtA^_xAaKaF*i8(OpI8G_!%rO`aL85Ijtr2itwE{bnk*PXp-E#(k1+qiUT@&OZI3YFQIB>q^Ib*zkEsarCN_%$M_6YN;h2WbZ z5vCivQG0}WEDK_yLpZ|x z6&oIc@vuF@JYr?|PLT-n0QO7-=0SUedB_O^x7?3y7lGMmk1(5@FmOz2V?zfp>+KQd zzQo;=_Tmby@uRV|*Pez?v9-LV;PQCILd1bMem@R-SL?#!Wu5V*^Cu$B{~)Qih4)s( z#>~98V&d+J!a9{%ABKn*VSUKXnjowXFzXZt)(7pZ@xnTZStmQN-fw4(6V`i~b)p07 zeRkGZVI9Y;6C7B_+gW3TRmZINIIxbjvucGknpwvv5!MmR zdY1$1NIPqUunuL`;SQ|B?5t{G9mK3d99Re2SyjRs#;lkFYq*_NDXb{7hB~l@*jeSm zs$kY&2i71vDcIM*oz*C;1XAur9W<<_YT?%(}>d^-Vi#uCTt!tgkz;zGi355!U(4y3m1jft@v5 zSYKw=c@C_v*jY1$bq=#;Ik3*Pvt|hE3(WeG1M7=+)-+*FXV&K(Sf8`ArV8sb%sShF z^;tV>im=XN)~6j#pLAe-!p@p3tOjO%+=2BmJF8w;r!(uL4y-fmtaXa@ zG0ea2X4bu$b+SEvt!~DA3sbOr?6`Kp-O0GWxZ&=y+%0anKiP3B1^0W#{m~8g2RrU2!TpADzjMR=){a{txL+~uMmOBA?YJ8R z_jAVm(hc_uJ8rq)u4CNwZn&S>amxgEE#rRbhWm*fmlWJpjJw7SceNe2L~u(P_hUEQ zkLgT0!~MXHO9<`?#x=R&7Ta-q1@|Au?bEnJ3dg&*?YKU{ zy~((LyW!rl1otH4o_51MWyft5+}{}Y zgd6U0JFZJ`TNwA48}3m%ZnNP2%D6||a1YyYoq~ISaSyrS9<<{&2=0EyZF0kHwBtGi zmtx#~Zn*V!+@$}|`WnsePQxc!UxT1Ev450V*VoMa?thTXw!|j5QyKSRH{6HpxCw&$ z0OL+^!+p?>8!xz%7+72I)*JHZWiyd5`2aCMA(j~nh- zJFZr6qZxOM8}8k9+(^M4#kf&!xTEd38o?dGxOchXjx z#0___9akl|VT_Bp;fC9Bm4b^hZm1h>h#glhxC+J%cEb&_<0679W86SD+yFank>D<4 z+~pegSmAj0eLHTU;J(YaOWknav*Q{Cw}5fqal?Jvj+-yIZ!zu?H{8W`+&sa3gK-zR z;l63d%@y2N8TWNJ+}G^5If6T%aTmJbF0kWf3+~H|JI@XG6+3RG;Lc&(EH~V_cH9iX zeSvXba>ISmj+-X9>5Til8}4&<+*HARhH+=R;XZ4}O%dE#jQg}3?o)PLTySSH?vrk~ zPuOvj1=qm1kGtVMX2;bF?sUd|)D3rr9k)(!cQfu@jk~>Yyt~JaYZu&|jQfil?k+oS zjo|*wxI5f%Ywftzg1eP*x4YqPv*T6??qG+i^<-x0G=|cEkP1j%yX1$GA2(+?94*v*217_d_?_5A3*v;I3d?lN)Za z9k*9-|6$xdjk~6BynEY@>l56YjQh76?kzj+4Z;1BaeLfw|FYwH1@{``{^5pu-HzKW zxR)9CsvGVVJ1!%*ZpQVv;a;-ib_woz#=Yob zkQ?qnJ8pyE?q}R4H{3=$u0wDs#@*+JTW`lrdRx}-@QK#%AZY#WlEU%se~`?!ekZt7 z8TVl~+=uMA34;3o<4$qIeb9~@FSwH!cd{Gq{dU|q!M&GpC%WO@XUB~d+;NOM!3}r3 z9XCdBb&PwD8}3*;u2yiP8F!2u?%j6WNWmS&xKVDnqwTmF!5zW4ce&w?wBtqy?oh@Z z?uI+ej;j{jL5w@Z4R^2|S0%V%jElM9hTCzKf{QY4s2gsG9ak>63dRj~!ws_IB7!Sp z+(0+n06T7x;4Wj_Ji&c~aTmGazG=tJ72H=D_jNbi*X+1Cf;*pa7rNmtu;XS6?#qlj&kgq#J8q`n z&SBgvH{7{)+zi2efpK4Q!+p_?nayE<0|G;Qq|GJKS(Kr*62P*l|h0UB$R-+;CUhaZ3cZlyN_H!~MvPYZaWwxHdQ3m3CaS;93~>LpR(H z?6`#Bu3%h~8*Z^3w^wlgVcb5AJEU;Dd)tod6Wp7O`?nkJEj#WF!TpnQd)#pUvg3LM z_Zs8=;f8zNj@vD`ml^k}8}1c5E+e>Z#`U=2Ub5qM3GR8uz37H}!H!D{ZU^I@bHnYl zA#^aZkA69=GGV1h<88kGbI}J8yHf@ZfZQFoT+p-nM(Y|gL9BtCZ zING!gIJGHTaUAXHX2H=eZH%K`+kjKMvK7bCwr&<2?a{_K+OrKfwI^F~9Bt}m!O;$F zjH4affKxlN701z*ZWbKv&&D{~uMN0kARIahZRlpfjTGEbj2i{vfIAw=EI8Vpjjf~Y z+F;$g+;Fs?n*~RkvoVe~YXeSg##Y>Sw40j+M_aQoj<#w8PHn|j97lV(S#Y#78{=rF zHsI7wY{hZ3m74`eyRtEkc4-4n?ZQ?ZN87kraI_;E<7kIA;M5Lm#c{NSn*~R^u`!Nz zX9I2^ghNN6?b|H4MS{DGahF37?yF^=|M15WL)Rvbqgv{`Vp+Zy9&_ch?ogK+35v^|>zH&bxu zFm4uv1MXZTv*2j6HMWj6UxRgObG71?rQO*qINEBBakTXsaB6F{;yBuy&4Qzi))+?{ zuK}kvRx6I9o!Kln+GmY%wC@^lYG1YDINF%af}=gw7)N`q0jKsD?|7il~#ws!j6v9;Ja4MyEwFw8aF zV?net;!Ys`;()lzf>^_dKLc@x17fWOv6>OL0&%+o;x-Fn6(ep2;uZ(QpDc)#jQBke ze{?|n!GgGn5x)WAcMgc(S`aH3@hc#1bU^&tg1CVZKL_HM4v1e^5X%{H9T3+$Abw^+ zEMvsAK>XAJ@e>Oo$%w0fxW)l-wFR++5leyiu>;~q7DOu}JRsT}5La3d&5URP;)f21 zA6O6xMqB|zlLKP01+kYA{{ccpoofomi?=O^K1RF=#J|akB8ayvh&LGVPayU;tK(inA3pcBB^D0GR*C7Tx1PT?($~!4(XOWSsCe7-KCdHQA-fQjb;X-HCbnT8 z#D+dE*?Bze6zj&IJ=l=DVqIM%V)Ae9NB)jL{;q!H-w?>ZwS@c?@@7BPg0?R)wOCmK z#dx88w4Z-fKk}~&4681uC2^8_dQN9lPu@^=LC zFDoH`#Wnf7Ft-GXc;N`&3-kJse_bH|{C?!`2;^@pA%Df$`MeM>fg)Zw)c3-ae&k;l z$Un6o`8xvnrvCZ)RF*&y zFAVd&P}Pt8>jL?!`;osRkbgu8`TaR`*bABCN*^iPu?MsnV|Mo=|GGf_-hSlo2;_ew zl)pTCwlFelwjg`1!V7`f!nTkn3o%SjSoa>^2iyCRzax-8-H-em0{M59kiSCqJq!1Q z_7W(@3+>1FURc+U{ObbwJNl8oBanYX3HklqLBd{GUIInDFv|DB4gJW!E|7mkKk|13 z^50ZK{)*f4jgt#YpokaV<$GaKKk}~&xL_y$PwK#m-dauh%J@$gv>uu_(xEGpyCYVBarsKJl z0rV?gZ?x}%x_z;pigw0N@4LWTJP3|ZYbCO3;w5*BZnO57m+Tc?m+0OQ-B!`{iEgFn zwu^3+=+dHFExKKzTO+!R=vqa$S#(Q8*Co27=(dV(ndr8OZm#IoiEf_gIz%^LbQ?t1 zD7sG3#YMMDbW=pPT69xIw?=f+MAt65v7);{bmK&~LUiLrca!KQh;F6mDn++MbXB5D zimqC8%S1Oqbjw9&t{uGOBGH-a0WX;lotfi%$!5`+dApZv72P%|V;+9>fcxZj(ajfK zT6B$~+a|8I8Q;Ug<+-gz=IQNf(j4<)SMWT_tqMbM!iN z)9xDET6An}{a2ei7EDlmGLb=!RQgbJrMZi~W`;&Fic}iicIaYjJEC2ISnDmOU*RDH z<6!~(g2kH}#_Qj*U@n~l}m8lI? zj(#u7uiS!Kd^Q!!9Hc6SuT@;nP}W*&R+ZMzT5Zib#+p^7^|Ow!W*wWIwT=x|X?0e( zguObfE|S={FJ$$&?ELlY!w9sgG&0PF&-9%O1<4!|?W)^%xv!O!x#;m$bh!nsAUSAB znTwuaMORwT3X+4Cl)31M+34fhAypQ%f(Sb69GR2_X*`i2n-cSJg42KetugD{LjA3K z0A0eU(<^Z^(xSgMrOR4677T93fru`Jen{|1O=?SwLtZ&;@k3y%IUnYZ>fFmf)rwyo zq*J*ws#?=ak}X^{l{-_zrzw)&g4_rbF?Fk zs0tX$?0$<53aPR>w@Kq^Lojqwe<>;)$F9MqIQjf2Ex)x41 z*)d(*G2Il$bn_k4H9DqS=$LMiPN(N$RqUgQCrD&h&jc){xeA9sHD%MuCWVuwt;y=c z$!JEDOPd@{M)RoLWbtsa-PUAN!pVBA$)<*ry#0i%?&4`DMW6vdEsQ$)@1X;$wug8<^dBq5orjf6A@$ICcQlTn+8bu>?J2#eGhIcP=@~5QT!|Sk=g|eDSe^}Z9A|u)ppP`EUmjnId(8B? z9M8|tl;JsvRcxTO8fsY2a#5aSG;%~cQH^5?R|AuYo_7~cLNz55QN_2#MpZ?>eQ16b zh^LEm$JXA>n=av)uGukNtE4N~e=dnF({n82YVA_fV=%{3JqB|u)61Tbsux6m-4VSk zfZh>8TbtB$YA!ub?~Qh$|6-o0&y1Y{ruM*xQoYF_OQk4*yblbPIo7f+A0PuxV$kQB&W*1$st7)3lyB9IXoGC{s%z zh~9KjpGxym2)@$tK`Il&qQcQZiX7)_EF4FxX1vApyV1dP(t4bZuh;_i(e$u1`)Fk# zV4pHKXy2IZ{I3j?HikYT$$_JN586EihVR4F3rA4 z+2t#9gZ8Ng_uF5Y>)S^^aLo46*IXw=SO9hN??Y-ZN!==H6#z4X5q7;z8EDZeGEC?pp)P`=O$_ANR#6v0 zxn|jc(+#Za#YDv{GqSGwbgY}G=?>?so*czGPAu9N?Zp~QSNC6FX8Wu6-26=Ut@7!2 z^6BUD=^FXu$*0Tl$!Ci<_ej;)KiZp*ht%4ee-5d&HFeO*{vq2S#fEPYMD%?$_Ia}_=JU&_1SVxGiYfz7GwCh<>Cpz2^`XRV*r$;Apu-=I7k363rQ9 zu0b$4?BGITYm+;5ooJa7p$1ECoiyOLE`A|Y*?K-B>Pt=(2h`kXku2*4!LYvqQfYaHtS)cd|+xs@$I)KiQ%KbIRsF zSE(Lqjux=CXLz>tK_}JodG<)iowcm~V@Rz|zs7I*00hT9coHP27y^a9W5;bDHA5zU zt<=qK3lft@cZ}{E-K%0nrggDLC%{KSHs}*zqqPMl1uY3(_2|nS6OlUA1&S%fzso{a z)KOi+y?Jv0uff0B-sq*>w(@YV2bpMd=Cx(uX3YDq{1rraM#4Mqqzd*+@-GAFRzjd8Rj^-Dt?;;{3MuIbIYLYHfs$0geo57mj_yVTN>T;;C5@4E zT+$#Z=}0+3tNekIRKb2pBP5-2zyJ7+D%dY+tfb?T=rWZDjd#fr^_+`ONGmt9|1teg zU(<50n=wP`-ro0-NVKy|H&UydEOcC5+9K>+%DswJeE#UCAebW02T_A<$xu(j0}7br zcW(*tU@Ledn8&G+w)+o~jC4)u0i4?ml5L4#(Psv&Vc%J*AiO({ui1uUU zR3n%;)SQn@Je0hyo^61UdE<}5o9mcvo}|;)3dSuwFB;juW+=EsTY59lD(pLJhJWj3K%4GRAE#p=xSB4J z_dLqY+q(F6oyOb}8fjd?w~orGhv=tdR2zat0G<7edDMJbM{N&273K5S2%lY@=j#5v z1$0A9t?*+mF{%7JL)6rxdoChJ`w%d?&&4P1D+NKP#F|fZOL=&#*-TSW0lJTb+j2#( z&j;dGU*m^@hRAv!cOG>Wk5mH|3~3)uhW`fPrX6b`k?!m1(=hsU6+Q(SdAxFrJalC0 zth*5xRY|u&3x*tMUoW}~6QsA1pobWSpeZc$y13FHtp1?^r(IiZep-$tKkKH9w!|6~=VN*|r23eHk5}*fcpMD(r8xJ!CFjPoU6MOha&FwOm)!T2oE!H9CHMU$=f;h2 z$-SxM+_>W=xgRJwHy&=1+_a>MK9gxnnpu^X)XUe2CYMg;z=7#Bd+(AJZB{3&wM3MSxKp{ zn<=pJjG2_nIVI*9)i~vGKiR~58qH0($I}p_aof7Fmd_}a(x2g|2`Xl!T|FP6W>wAkQs85vDZW2E?>1tDb0h_W(7NaJLQIm=q zMbB35AESaKi&6Dr)a0T@(PKFK$EYC5VpLp=no`s#dV*m87!@R0jG8J&O)F{?J&m(} zj0%!0M$HhTW)?Myo+j8oMg>V0qh^aybBY>8&x7tCqk<%hQFFzpd14fg`T4GuYAJ^K z*Qopq0G`M0|FsemWlk1+ssPuRc=klyY-+o*1|?JY(odm0o_Znl6w2$tOCt`lh?M&J z%1o!}V#&<&TNl5nV>4E4D4h;ubSV_W?!}@&CN`BJLJhp zWr1WJ;^mxV0|Lp`=TAmgZKlu-`ID6gl9{_w7TYQU$vX4X1_hFtXI?C{!GUC(HLXp$ zjW@Ni&~A15Rq+c>i&QNbM!hxOmRNyM*)v~tU4GyEg3}UJ3)B*vK1y!^^{BfOl7E1o zewBt2X~FLLAI3Z7e5;)}f1n7g|krsb`C*_^?`G*%zLfNqKC z=;b@sB}G>)x@DrH*X5*~rriti_GBya;V-z8-wMpJONRxLX_tv7I43*Zs(qzo4 z8}%!x1uJluUx7W{X9L=fy`J}VpDB2*NaLyfvT}d``_MLQTvk)9L|uYvZYnM; zZ{wKOBGd3ZSnQVd)YrSOl_FG)GsCdT>}^u+;8?o6mNt zaRjGpLZ5Ek2kT^7*F6B=)iO(WAD=EsE`+LHZ5E@D5S z5Dt6jjoO5jP_YTWz$bP>@hY(Ec6wcW!`Tcc=m;Rc&y_;kvGnMBcg4#rQ;V72;;|4<0C8|rZSD|xo$5wCc^%Np^DTd;peJTfmZ;+f*Z{mW&n4$2zwiYMP+BVO^g?B|GAyb3NOUU5or#4DcKjCkYzTO;09bWYrc)vuJU!?(bQ zr|b`nc=?j>h(|cvi04?0KjKja9`Q_p`g}1ql`!IQ;bz1$Jbexs9*=l;`4zBV<7t*2 z@k+GvosD?;3^yYl8DkysRK@}$o&o20*dOsi?7|~n(lX+a?tkfsXWSd=aQZ8Gw&W47 zc)!aU@rqlpe@8qrFEHYn;=}#RWyCXi^E=OR#48TU8u5xJ-(MqM@wV*eh*!J{E+bxX zN^rz0p4yCf<^82`I7L6M>yMv=U9wC;!y@3@l1jGd@(ka zFye9HX2df*eGVC(zQ*$_V86!GEIs0tXyrQ_@$wmNMm#dcI^wB}1x7pr&hfB6;)U3S zN4({h5s!5LOGiB8-cX0rU&*s2k9fuVUDk+K+=Bf(;*oiQ5ziDK?q4n=p2?fvd5$Aq zaZuKXS3LRt8u5y^Wj{x};#F`N@rqM|BVO^;X2hFdM!ck6-)zNWfM!WEsjmQ`ONvg9 zkKnFTEDtLipk6xSeyjlp$C=DgwBza_ z-Tv$N1!=<42q2HV90wkuBV#hT*H1 zQJr@V@wQyCBZ3VQSh)sD50BOy%wJbinwN%0ANR9(Po!SN%ZcL$S!w!^xGs6y$e*vy&|HeNDMLhaFIl7^C134%?vJU+xVMgG9ZoYZr zg!)+uH(vBpM0A2|$skwaa(V$fl8C7zt$6gL6+IYFhSB>@oBY0%N*^WfU#qh#gS&2# zeWNDh4eUr{l)Qm`0h-^~!DSw0Opt7S`>?A+U8D~wbu3n$0K|RhXtd#j*RTpjx3(qd zRKy1M`qqEj)v9VQl{f7i80}(ZYunW-(ar%EV8%yTR|h?VojLmOl(Jr_Ft?K{SexFQ;DigdU?bgQ} zRXT0XAI_0EI>aGkQfW9mz@hE@n4``S9PJBmR1S(FS@!TLBMqV|LhWc8#J7@m0c5($ zqnpOmcBQgMI3|gOL)!#0N974|R%LTc5(|g+5oC_a6XK}ulNNhS5(|em8f=?RoeOU( z(RPAu(^YrzlC)_c)TYm6`29nCrO3}+Fwo_cQg=Dsu(X{Z1JpquK*K~1Kq<2Uw9y~~ z)IlFWV@eJ{DYF5z1t9~}K@C8VppZ+~Q(0%*@TmUEy;L@5P~8bT1@@M81`2JPzALq} z+H_*t#jvemS1MEOt;fSPsk9uSjSFD|3hh*d4w6$>MT3`)Y}z>$TXT7q3(!MnwsT5G>ZH)TT-;Xtcp#jWt(7rE%xi;1z86d3}Hr+ws%L;urB)7;euO7R#@4XVID^%zbY{%*s# zh2ca_61(euJ(afke{`pRA_uZV9BR=&k(0xu%00CHH*67^&(t%Fhu}9p)rY@z>}<*XL^LVqE1new~i1Jep;StNEwEa9oA? zSjAP&aP3@N(}UxtlA+?pxS9_c^M~0SR~Z+4u036hYw6L%RUU6M#WhK_L=SQBRE7Ci z#kH!_aUC8UR~2S+TyulV1BaurzshjwbM5V7T+2~Qr~9isB4~*a(~_Tj3u}Z^an9|6Y!8 zcn+11y!*#zHGlXALpf8Y@z9jnhHMBN3_ba@)EMh{M{!&kYQTIKc_ z3KuC)aD=A*rE43Gpub~lJ;w7@6Kimc%JeqholR${Nh#)5tdv%Gk98{wr4@2o7+N7i zLF-woTzgvO_}idX==UqxHDgaFn{n51X~ry5GvvyXX6&_VM!dAlCL4P@*$nS-X~xy2 zW=KbuW;EM1BOy#Pn%NBWR{6=o|IbSg`9Z}0rKLxMguDxJEk%!Eh^vUbL92)cW57Q~4%saTcG*oqaS{hLlLmXV>sWhaH@7$1c@&u2gFR|I)*jhS z)4T0F3QW_%9_`j1Va>G~YxONSgGaVNqb&s!mhwBDUiRuEL7=3Uy*LtN%iiuo>(M=Y zTU)!mEPn(Wm8}&++<&ac5Vh%VRNYhU#~4z5lCj@{^WJlPTUxull&ibES_{K(y%pJr zH=eoHXw%Xgabom%zY%ftofe;LMj18ew>KFz`284V`t7g$5<;fhPf#B!!K=~E!Ou)u zPa*p+LF^c8SB&fZP)LAnV=*5-B%@;gRR3pPk?(ivcdpS|fU{$1)t?{Psx}(hC%Hqv zSU}EdlF+rukFdVfA&q7`q4!-cQ4(>HmtN4zz;_@v(ElB%O`TQ3sH$BxQysRlV{`^$ zlI>@fg-0LhNF_Jmk^i22?;U>V(mJ3H1&-FfWMR>aQyCP`fiqFut0p1ZKHZ$Jgj(g3 z*!kX8_gaKh&Do!ne5iWgit0l{5aQk&cP4*z_fAyvn%I_8E?c{)KVhI|l~1lH-%j_I zeaU(9s;{Uv6PAt$mg=cVU2~u0LtFNB_q~0`U*vkidt&uv<+r+JU+Q=tx{JxxiOE~E zuV%Yj_Vo;r>jSwh`x2`6<)Waq`}jJ2aZSR-<&y&q(M(7rAM)+Y$9o2nzmj(V>bICp z#M@6?kD9s`->`xF>aU$ixSv;_=zk}IpS?FxE+u^R4E`ZGNTr3>8T<{eFi39X54GET zH7#fRM-UZ@FxBv7Xf^o$D3O<|HO=iG0Q`#VaDM;V;2$LQYYpYCY-)tSYjBMkMKTU| zalYey5`;w^Jc>5>8x~TdxlhAYUVHu;J6L0z{Hjg8AHrW}8|qx;T7!E@ey8>28)jEw zOz3#Y!A-TaMGeBq;`YE+ITRGZk7%u5%+`#PFqyx&cYW{Q@tHnbN^+``I57EdcYJ&V zJ=L7YcDAr3K{m!8MN9o{?@%R=Zjlo0tscRhxP9i>>z6ugWJQ&>=wEiCX)@Js*$d%% z+&sfwog+u|ueHoYCOZzj4eu`v*pUf3j2)xMWGB(Eqe=sIWLgbl$0#z{NiyuH(tsV= znh9gaC^FgUY1mPv0Xwoc62^{EWU`ZD*ioecJF+r;wOQ3Sl{qPH_+nJe-hM@ z+x0#4k=rOz{(a2Tx~l z0AC}8p{~DfY7KtXEkElfK5o(l)kqwRQ$HN;?3bI7O75GY(6f^U-7#}#qXFa-V&~2 zk?M5C<|Co}74J4Ge$QO->)|REsZLjHKK999v3@IwWKZ6aVdVIYa21PGrz zR$PaqeHFHeuv8LAgl#2(M1-rvCK0AeUJgkFhv;yL*ow%Tt_T^oLlPkdnFwt=kO*7b zfkfEYwoinmia;W4s|X~*z6#q!SSkr5!nTq?BEnT-lL%8KuY@FmQ&zY{Yzt0=%wr*m z5Q9vFwjD@>t?fV}Y;4;n!cs*b5w=wX5@BD3Z6Yj{1QKCeNgxs7DzQm~sgg}0iQp6- zE)jANmg$O+c|9Z%Vvvc@wgZW`BDkapmxzYoM94ZPBoSheiO{wKiLkXDNQ8}T`$Sl(2qeO`ia;XltFTRk zrIJ7*Y%2*QB3vali7-|2T1X;xBDDD85-t&M1}8$+eIbbugG_|B9Y}<&?LZ=IY}+To zQbiyUwp9cYVPA!9A}o~z5@B0OAQ9mzu}OrflFf*ldHKpEZ@5Irae1bpN!Gz3i4cQK zgti?>gstsBB5Z8iC&E%iAQ84z1QKCig>51%l>`!DTS*`h;VQ97gujwiE9Krq_1-q) zi-CL#KkRTG*Gg}zIU+MmCXUWGJ7f6p7wUJ zHP)toNg&@EWQbML`q5|X7zJB~bnk$)i~~x#PgvVW0$xjJRnn>9r2~FTM3uBY&eh}z z+}waD;?bYG*D{*oxr)2f$8BhxhB#f5w?<0YnYCcAU_t%LA8c+}1dRu+wMAyfMzBY) zMW!Z5P~67xoOcTbc@yNeet%GGo-5fHoma9k`mbceHX%NG6O!bsu*yYH1Z;wj=Pl(s zZ8+JW_$%3%n*h6En~)H_2|YW}1jxqR1jxqR1jvSMLSpnLq;#SQkd3(skd3(skPX{} zZqb|2rxQ(pY|Kr7Y|Kr7Y}h7rkKTmTPBa0sF*gCSF*gCSVVlq+dK2(k(wHx2$j00R z$j00R$c8pSHs-vEdf}r65Mv_H-qv_)q!?puK$0WBA*p?}ljP82NNP{*BsumQlG;y7 z*0`&;m0oqt>owEezEAN}pH%$Rrv)zIU*N>u-W$i2^1T$WvQ1)elL~gi^;{XsncZ|Hl6WJmm_(1(YnUh~HJQrY zibphp{R?SWka%XJ5g>_G11$w&g`Z!khf5-w90w2NXVbG<)8i?7>;U=&~J{~lrZR{0ohNVU5fonF$fvu_A_hdW#y zTDBu$MS8HTYYk%Wp8Kx5dTW|5zb2{L)e+bF{^o>W7rX`6TUj^kaJ6f*?FlOen;JqF z+TClstK-**ldkr-)+UCf`nEP(FWLfL^sjcci5He|m0MUf>tWx@l{4^74OP*`8QwkY zWaa35tA%HUi-9aCUp2Cfv~quA%awOsS?$Ve)vR2(p(#DW-A%n;04H2K(0J8Vtj&;R zv6U-F_gh_))t|LGxl>`~z9w8tljYl#RaSPtt=xKB3-Ue7Dl6NzR<7*UT78gjUshS! zZ?tl^*;Tf6zTc4d#>YFF-fTkRIu+AXxTD_ho9yK+O@YIl~cU3rm+ z)q?E6TDeWOcCWLwD=#ClT96GzD_3quTm3DywOej$SN6xOcK3j*2TFO)!;OK`4UX!z zJ6s3wCuYP0w$sr8H63k8mg(pKrX%YW^CxIqxgXhb|7^?MYs=kd%l%lmJ@G%&H8;;! z^PRA}1+%?1pMas8t$sX!X0P;%Xm%5>Yl()zwuY`58dmP7!VR5hYd#aM#f!gytE;<} z!FOP~Q2uMSoIoL7gs|nuoWagnDikByMoVZ*G`k~|y~Cv{uD-2h;EF6+U}ExoP^@4- z4^N&eEga6%?JnV&BU9~aiEC}x;gWcuw=^sDW>J^9IR^D+s9Qs}UzF7po^*CdjhdYr z%HHAH3mv$ySGllPT#!*E1{d&D1X>^$1Jw5@^*y5gb!_T;Y+LZTD619>4|P?ub3@rX zTrz&Zg(l@flelm)avMVnnp6v9xP${6 z7@G?Xss-D$`ZlG$P1K){O?{hf3%)Q~;0<+Ew_r^udxxuDyHKxOs23OBi_L|4)dE@M zA_tq4`X*8TIyUu9wk`N8tZ7%*g}SQQb)oDXE?JYqg*xRzow#svd`#Ctooa!s|Dj&1 z)N4h3RBYx88#0z|h--aw zhiko7Uayqbi*i*g%Il%59crONpCfTi**^BJi@;zIO^c=}d+eP|u=-Tnu3E#SgOT;qBhAr;Ih zkMxG9Z|Poy44b0U_qu)W+wEqyp5|5$cN?2tZeNojSG_IOzsGt!Y+}c(!|hwz=4u)2P7^y5x_JbqsptbmS(6AvUJ7|8p$D^Ic!)CbH zjr=FX&b<3L&~%l{HX-8Nf$wGc@u_O#5j&Ob=)jnUu%#Hfs|i_bDPmU>+k@Co{NCi` z81!e=*F%Puj(NU<6GEo74qrjfkfEl-TaaW*ihOSZE7_`;@_o4mQo4Q(=y<20r?yCU zRciypHVGk;I|s+(ias7T!;KQhEJ8A2nIa@zO{S|LR`S34m2sa^_bW??zAybM?HFBo zGDf+p>w5+*{x-|9D5z&i*wh{1<8kdA51Zkx$73}^Fm6dfar>T(S;sp@M~)Lfk__mApto3LMAE$gqKCtN8k=+{%(FE;E;)zJH1SD+1rg2sj)w zN*0%u7gd%Nr!A-`E-6ndE-PL*tTJtG#lmGJi|3a(X3VHqTv<|e?%YL-YgY&1W;zV=ojPP8m)fh2ju(9t@`q%K3IP(IJ2lfII8{ti+(dWsnj19RbOfd zu0I`3Y{EGo@);UcKh2_F4E;6K$JT`Ugm1q@JGlO}(4W->{buN=Qh#>T`lnm!Pmf3Y z|DoG|H2THRUqgLo)cTVx^{<8gEb32_0P1_Ukv>< z)ISBj$R~XMQy>wNf9TJm{zFgQh)nTqUnoe#P1~t zGJdttcT@koUeWX!|Dh11emnG&s9&VjBls^@e6au7=%NiBydIv6R{usw1nbMGGG6N6 z+c%p2osbCDuZ6yw`a^T0>8C*=Sic?mNz{K%f;9ZK3;iGZ-Y)3ZLf=h&`L-sX z@bk||lm^c~?a)u6z7hX}U&P-3F{3w7+|Yk9cKu4|dnukK&f^o_f1B|i`flnURsV;6 zQWx~IPe%I>bfN!4-%EWXe#^;-rT;_U9jZSjcKvqfCs902MZa_L&+dcvw|1fbL*Ls4 z{aWa|sXr#F|5=a->HpAAqP`LTgP+IV|4%{tDQ@V$7`uKY^t}{6n)ug3-%b6a>i^JB z>VkeYmb4A~b-2=_#$WE<1joM;`d;cA@mo$tEd3w)?oj}Rt)mDn^u+kFctb~gdBcbc&Q zD0c5+`AsY@W%<=C9|07*sl@O4Ydaqkp8!f+9wB`XFdOvEK(RlW|yy z{vM$CS5I6C6uV1F7X$M_&jO0wb67rzCz^R~9fnxVSUtPWrD0+=RDc=T^@*1G{ ze>d<(hhxC)#O1_A#4_R>;#I^#jSDUTsyGn)5dVQ22g3gpcnk0?;_E=UF4hx&LcE=L z6;SkC#Pf)!5)+7D^wDyk0L9)e;#1`Rg0z=77bt#AVtEeffuwto{tCYgkox}!6#3Ul zKSO+kcn9$YVi8dMxSW_lY&%KwUm`w1Tmh7NDoBqc9z0RY?XOaHAx0e46@n^*4K#`kIdN}b*rmiSX*HE{uPCUHD*1o0H&ksjLa ze&Tz?SBbwS{+M_Rv4nUf@qFSCVlU#s?%Mu7;%|vB5Pw1R5tk6JAx;BIen*l%jhIOM zD<15Ze%D0YN?cETn7ER7J#i*+6fu$5oT%-+LwtsK2eF7anRp>_IPpM2yrTsE+zgxt zJQp|@I2gD9_+fm!1NVwD-Ui+PTo1&~QpUBwGT?c@QeZsrI^Z{P@ebS@$v9(woTEGN z4=oyhOq@i#2sa?G!=2H0Tb#UbCS%!_I0tUeWPE|!4%nv8xD1Hx>Wuu?v|ReDTJElw zwcNKaX}Re@k(>RZmdo0x<^CN%ZxegTK(ROXIW1SZLCcMMR?9uUUd#0ZirkI=rR8c@ zYyS9E8smH#XL&Ui-K+8Rdo+H0Tb!Ez3TMYTu+5lpBJp=W()22#o7j!Gb(St)K^#jw zG*k085|BaS0}HA(ZIAWkDD5?{#I z<@1RBhz(b0{!PTQi636B`KyUPB>pu|^M64sAjT1&bL;ZC#6H9~F4O#F#9_pyOEup| zynxv1()>q>lZf9<)cj|O*AY)7Zk?dZmk`s5zrRHD?;(yMwv5;OpAs)8emhR{*AuTH zI*FSv*5!+cgNW~5r1{mvY~rUs)cl8umk~S0YW`Ei*~A|ZH(jX97ZA@NzI}n_uOwy? zKR#dcA0$pB{!gyv|B5)1m_&SOj4r>Pcsg;{XwAQkcrNkJIhtQX98dgPw&wqmSV-(f z+&D^?&nKo5cV=n+&BPJJJ(-$+Kk*{smm@X*apDwWJn{MSba^rH6yo-CHGesAIPs4e zntvbhLgImQH2*({lZi)0X#NIb5%DDA>u2loO5#xB`)6tXy~JGN{^6ScGvXD*!^1TH z8RE6X-o*Mdb@`3N!Nm85YW`is9O7r`n*RvVO*}M2^PeVOMeIp@b+9g9NE}FP9HjYo z5VMG%q-p*`L>KX!ftvqo;w)k^@#Qmg`3=PW#J2`${_Vu`hF+*d8+2$LOh4~r&P^vyNJ2O z1AR3Aabh7ciMZ)xUA~BzPHZ|!^H&qc5!+AH{B^{ui7CWwDZ0Fhcn)!IZ_R&*=q4U^ zYW@adF)@|6tCuccNlf2_he0v_52;mq%NfbQ1kk&m*SHRdJ^zdcNdJhKLH^04KYC8f zKL-@~HKgYf6CQA=_0^{PH7+A&5ud+WJuaTH>MHC)LcbN860#ne1C({nrkM`4ZrU!sX#U|*8aHNY>_zO0+c)BGBQ~`J+t1Q*_y8#Je3Ez*`5w||6TibIoy4sf zDDuw|tI01TolV?^$K7tk{>4NrCg(tYH1H;1Ch$b?hZ4^Ko&>rd@D7wG14aHH$(n8h zE(84@umZRPcr9=}&;yhoD2x0YpxD0#DE6liF9+f_-GB)|v7ZAJ`Ljs(2a5e8N!orh zupIPHfU-YxGw@E}0^pgzi^)$XzaRPA5LDUsc?l?bPXa~nL0~bk2zVP%jzy{lUI1JU zJQpbYKHp(+FZy2tMgPx0(SHjl`acJX{yjj^muKHZzZ59?7XfbvW&y7R4hH4{Q-J7_ z8Q6;9B4hfp-G&ct^%V@#@8s87qhv5Qh@~6z7n0 zYcjSItB4*VhF?|Qjrgtu&xk|*DdHVKd@}0#IUGZgTEXFXkh6-kApCabk`_D%bO-j{ zMP6_i=$)hm(?Qpf7CZ~IkF?+r&{d=b&jy`KT5ufb4&2*N_JN3#vyQajMA0WLcroZa z(t?9Q=aLp24?3B&;2_W)eP|ze3Ftb~g1AJTRip)xFJ~@k!7R}~nfkyC&^t*Brh%>_ zEqESiA8EmXpsPp=VrX#Yk`}xGbO$a<)qWuQgR_pb;6l&>gr)m3`n?&~>B*vq4vp790aQm$YE6=;NYR`oK}3caj$D54w)DU=C;>X~EM$ zSCJMR4LX;!U_R&$Jlmk`193e$>qrY0h(2jS4BgH=(t@Xf&Lu5~A>NrxTJTiR9ZuQ@ zP6k~^S`br;vx>AJu1{w!X+cay&W>Kx2hIe&leAze=sMDZKLYI|Er?6VSw&iKHt1Z^ zf|r8sz+|J^55zd)tRpRWx#*J?bb-zzEr?6VnM+#mGSJDS1#t;DJ21E?`#?A7I?{qu zL06F$oDMpdwBQWU$2_6*fm1;5BrS+b#92pLa2jYIX+d;xXBBC|LeROS1u@<_JCbQ1 zI0tkcX+g|C&MMM^i$tHaphxsEFDUvaAM=9J2i_q1qy?`R zebRzuqEA||RP-_KD}CT~qEA|IzUY${ED?Rug7ZYb8})(ZqEA|Iq3DwqtQ39Hf=fjo zlfqCLpMlqa-a=Xsmw zrE@rGL6~s1VA7NL2!iEYM_LdcXDR+C<$}vZpS0j|(CEXCyD+r;Qk;hYjCtzwNs^{9 zMytL4AB}S07o2iGB^~$0+|8=}TDNMtUac%h720 zd`9|Lq)#OM3W6q|3es01sPg$c#(O6M_z~_K%jXr+Lk4TQC*~6;bQj5j1fRF09CQuo zpOJo?w3qs&)SpZGLDCnIevS00r1z7SXTHRrK0|bUZJ`Z1QTMJ$BA zlXMSU{6crfeR=s{Zc_BMq^IKImh$Ite_cK=;9?f~TGEBeU#zJp{{qCM{7lmK)BbHf5TGv#li{cA~Yp}rUQx#cqm z|HS{jq|ao0vPsK)s>*SHTRvwqKHFHn3T!D~NBS+se>I*Hkk29flk#TLZ_<7)=?wbc zjOPL5vz_)ESU!yYuP5Dy@yVw@*dA2&*OER+`yIF+E}z-7zn1h@wC|<-RN5~meJTC# zPk&a!hWKAedO7Vk;Q0gje8Birl3q^xvnbyLG0`7O`XR>uT}(RiDZykT<+~EJJ(-_{ zo=tis^2KO} zeEyr|&R=U<4(S#B$60?G>8odJ`)%~6d6A|!lRkm|eN6vqFz(Bzob?TUTFZ-DV*d&7 z<3$rWm)x9d$p{i#pmN6ff!j636n2&tgpF?}!P(DM^ zD`ihXeI}A7>6id}+EdLr74@6xz9HqZ_%N5hf_9tfX(8oHP@lQ{Ao{DB{tNo2nLZ~( z{~pBGT>c*+bTb-eE_Zl5vnP+?ufQ{NJaa267JHTzE%q!fSyEEzTBgcJWm3R1W0t3Q zZqeM*5|rP#v}8%8r)*(m$>MN|S=lDV1tkkaE3(F@ER)8(#V$`}g=fy(8(h&fvvN$D z%ZnB-LR-o^QQ4fuMGNPaO1l?TEL>932~8s+v1n%Hn%pc~hzLqtmd}Y?U*`EHt!Tno zqfNrBqOvG*1^zCOU9zmGoN4#-a^{sSG??cbCko^gm&{o@pR!kE<`@N&DvFnumt-$2 zT2K;VX<`-`nWGHpX*VrcV(_E(G($3c*D^$+_a#F#Lgz7Lg3Q_W7JE_K?qP^V?hl5T zZ3i$)BW2tWvSi38@h5s>W*|NKTnLXxrN_^Yo*utsg!K4Dg5o*P?ov1WiIg5&bN1=6 z6}3-~Uo=X3{9^X$@s~zS4~2@$3zki*%*-q*FPpy*BXGH=QpVne%NN*igGTJqqJ{H~ z@z_;>OUsEg0jjoV0lHwqR1LKN+GgL=BOa6QG~O!FlLv^@{%aB*`B!- z3+7aKJcU;lcs%Dvksjk&u(Z6gY;O4tRLG5@Fxs<3X0e5plpoVc`O%$}&xs-*+}!La z(xKjuiXxwb)=JFT*sLhxqm5poqn{Z?9%~0vt}>&E=Y}RLbEItr`I(tB@;#HL=TGxY znKGrUtZcyo>C*Y==J_7itU}l1iBbZ-4Li?Z=LDqlE}QI`;ujwYetzLJPhK8m%dWp( z8_5QDnmg~(!l|Jp;!J*_%Z@!UZ-!=@txURdqJ=*OHpWkz20x~`@;x(E)dhYfbF;)J zdKBV+p5|jn&-Y9nKY5~Os%x67&@;2Ffb!z!WY=Zm3tgT(vPOBp%R`-0A(#ir>&wcd zxuHg;*mCm}cd}*r7xwgp%gYuPd#08wS-PM^Oim6NgeIUj_$QfyE9NQ@KRp2*k*uiG zi%B;81Y;74KE;@XBTOlx{1k3_@u?89u#}qbjD;RLZV~R4|2n{3v}L$ZRd!|Oyq78 zlL^}n6_aM9t`>^{HS=CNzHmI|-$Go7Wz$A_@L$mAJvs;dv$AMTc}b?nzwDfNWueEj ztjaTQaRruEC72mJepYeGTpUA38ml!=QTbAri7RMIZ*Fow+@Rn|55v8{%kEhxp1-c9Uv8LC2wecUArOeH1pN1WJS^v%|`A?<(mIn z?XSs@W)Fr^sp+(*x3H+QQEi&Pz@8rO+^gC0;8bu>Tk(PYd~`yZ&F0iIE1bG}LYjX@ z+)#gqxS^rs_$XNU{KMl@v^4+3`1Ux@k8fivO}EFz>X}tey#T%ez6)w+#I;y)D1JyI z*J+24ulD#R#mINM@4VvNinFB#?4~F#N^$v$OHtf3#kE$PPjTszbD`mxifpe83l!H= zadQ;cOL2vY%TU~6#r0O)62)aJZYekyLR+o-hA6T~84gq2O2v&(T#4c)C~lqNCMm8| zac;$JQQQ=lBFhw6ptv21o1?gL#T6=UkKz_9u0nAoiaVgVb-FrYNq1;#w=Nlj719*Hv-t71v#H9TewOTqkfm2m2|qt1`?| zTzAC{R9sKRIX0Lvdpj*IRMp>gJ$Rk@?E7pW>z|E=zGf#SK*4OvPm@Zi(WC zC~hfpn1jOd{C~l?VauiplxG{>`p}4V%D_7h&#qCkt1madamzo)q!1E|^mAlko zRJ*knD}HFZ>(5v!XAgR6#WnpVM)TYB0rYmo>_JBfyu((-^bsp`Uf0^%T90prEA=&d;S9!uwGV~67WlX(A^$B3Eu*sW<$(C=DIE0@PN zP!yKPLUx+}z+<<;>Z-@-JXW07JU&KvWFFX5mE_s1XI5^iOlq`QdW=c)-}FTP1`zSz zJ^mm5HIp9l7e3k3KQ#B5701T?5~Vr(l~3=&xoF}J@%|eB+t19?94q=x>KEMrA@kQh zm*xNQd8c|mWwH~7J15VAQO=Y<+cih=?yt3H?JJTz*_xK>_g&G(*zlbe@ApsbtEC!E zzt>v%PfoobHQD+hoNt)c<`xW(p4SWE+*H-TBRZ4J)lQy)Ou(+&InGCwe*E-EVYWma7MIRb8s&2H&vt7=y^fZ6X^fp?WaqZ8V z1Cyhx?-poG|5?jKVU4d3W{NhWFU_@nuMB7ke{#cpSc12cD;xX!ztYz4n-%BZ|4K*G zU0UMsH+^+T5Mhixsc*lP9XEbBu9@}MIQ-YY7A_Yf?B~B4XDmCR zbu#sKt-~Kb%N&@s9GIk86qxS8rscED($X}>Po|Le=gc-MuXFedXPW~9qIULRli)gs z(d85(HF3_ZL9Bo09CI`4IUu!jWk9Yv9TX5*-Pljn6cAJ=`}fXmWs+R)@SmLhM$ve@f5w8gq;B*)hYQ@bprMg?UTbc;%8dx;dGzA% z3uunU`PVJzlnz(9wv=FPn_O8f?{w3xU~!&J=M@K*e;ehhz;`95XMKkYwY5$?PeMkL)05W|%+|cS@FcKp&AU^=za;dN zaGQia5^j-@A>m;Oqa{2jVT6R?67D5%ZOyw!7PAFp=GnGpK93e%lAR>sX$j*cJRxDM zfXun@n1#c@F%!oO953O}apdE8AIEYW%Wy2k@g|PfaV)}7I1;CwIJV>X2*(y2n{aHv zu@*-Oj_+`MgX18M1332K_#DTlILdMShT|-bQ#elGIEv#4j-PQUf)+>qRs%oB^h9JensJjW+vMjBL=9g-peq?cYDq$EpirZ!47Dsk zn+)Y;mg^so^B0vh7jf3z&4ogiP@ua23jYKQvlO@^Ab=67i&%sK>nGZvTMTXVt#t(= zMjkY6DVP-%sEQA?C zfEEh~+yt-=;mrX75yB%p=^_l_B+&+~L}=rY`a}3=T_YC@;RGQ^D;ne;0$7J|Ot_k5 z2*(LIS{Wgi1F#O^sDNBp2*(NmT2mqLAAofTM+OA`NC?M>HfX^{8~4}724^l1W?a?J2W5{7O`PMfgUta7zD76*x-PG zh}bVY>8`L|=&nW2%?sTeY9ljG+nV`;4OP6hneN!k7elU2VBJ+$LDTLe^%EjE9=L8!TDxU}yJ$(_X+{vu!0r+Tl|eR0=FZmHC=bG2Dq-@Z+>dG(QuLuULjC^HpvhPto5QpQS>2 z2Bcr6`1C|kJU(6c2qr!>Wcn3de|(k*m6xD0-8w$L5D}~REEXa=7c%AW~FMeBP@kKIOu5DLmh?j?cS)I6gas^qY`=tDgA09dc<_@hKB3uS4Yx>-b;` zk>_UJ<1h67+9E_2L1b|~@%e8(@hKIah45Tp9iN4D@%icZ&7bo^dMBhmt|vabLN3iJ zKBtAscBuT%IzBr>M6Bk|2_fh^&Rkx_aWXzMlA03eOUFuC|WPn!5P>`1|HhYdrk$ z1sl@e2gS$O+gNKH_Pwy~mXPaCitzph-rrishIRQ6iO2mi2r$#o}6h zJ@w3+&+3VfO?Z~WbGLPTKBB(BQ48`jPOXTvAxlk=v^D5u(8 zb86*IuWt%w7|dwzN%s!HlIGdEF&!MuJezyH*x?-KA|O$t*I+uq{h#BR`~g=jlT_fELr3Z0f>=Uga>ji5^_U3NK~m`fyrU^_i74GKgvNvk-K&Je4iE{sE*|gu zgi=nJ5^V~}E{V;bOLvL3k96;dFd-Lh4oM}k3v_8E+D6j7!$OsE^K9d;OI(G`9!PY% z=v8IDpnK=Aze_Dhxz9_1DG>-v*1ZLx9a!%YS3-SwE&>U+?wtto9V+z?_Tr(Pu`L_0ycH$O~B{3DVO z5?eS@$aS$t2W9w8bMYPVD7ex=XYfq2qGK56FZ-gRLD zv*eta6M_G1-CGjoZ@8quYY_+(=-!oK0yCxms}cCWqI-+N{9QAofIk9(mv!&bFoBn( zzb^v+>AH7GsJ|;$mjd1h1g7cU#i0VZ`O<%C1pXe~TNvW+a_7D;1&T@FIF^I@pNN^O zbnk%>0e9|l>Ax}p{}sBoBG}($bLTFT0`Em2P^5eJ1Pj1_sq}w00{?e(Z+VbE)<1Xd zn^NHI2n62Jy*q*g$p3Zeza#?xH*{~A*`L;5ckUu7@ZSgo7VF+EW&z<}DE${k;J-lk zmYV#jeRN=_6xc-qpMtr_9QauGo;L|d|LxL$M+E-=)4iwb{9W?XaPCJ^U|R$NWxDr7 zodEl9k^WmF@c&TvRx5uOe;m)KNse5S~CAb3zr2khD_4i;;J;V*(q>8U_pjVfrNCzq2<*|lv{4e=fpY2pNd*48buVp~xPk?KlLF$C zm;d5(;DYX@O_5;#v(o=Ob>I^I=X5W&LtG&Or=-A{2n0^+UfK!??!XD@UlW1)~j5IClLY1<>X14pEPbp-yu>fR1$KSbbXDey}K0*7@kZFU5Api27x6oLPb zn1r|k3Q0+G32G+bP$)f(ZB$syK0EJ+ z&jj{KdjK_)*ykQ9xY=hm6{fI{HU>V~?DMZNs2RdO)2T3weRfe{gz)KP?0G;-vG?RF zY+QGRz4!`ER0dz6iR#TQ$2^RdQ&=UwPNg-gn5cACF;VSVW#0&>oOZ}D!>^M9V|Lyl z$IL|8Sj9v|q507mGcodIXn3@CqkRYL2+Pp~;T|>;1G_{Rb!%)IvZca4h$<4ULDWj2 z(%YUd1>~4cldf`1ebPye=}c}^jA;)0h%p_*K4MJAvX2dq=+Ok-KaG+GI)Vxp2*#Y8n{6^v;rem0H4 z=+@XYScmZo^bo4rK|>T|b;4n6cmzMiKliZKKyz{a4sK%3-#M-0cE(3Mabt7-4mi%= zfgR`XfaClfa3X&P9=eYcjA&7i`8(h^!3Z4Z7lGsaA{R(bFapU5M&LNX2wZ{c3}--r zo1-|+fC5*jIL?3qw^(tU0R?V?;wVMSMc1kOCMlA0w7|I)$2nTyrYMe6w7_L6ZmGKB zA&M(f+%UzhRNM&8x4{*cD6*$AoTIp2iYruHhT;}0uD9ZrC@w{D(-ha5Ipo{;6q&9J zXDY6};tCYUd4lNlB*k%_AUL<;Y|3|v;-VCnPn=7HpA&fC%n3XQD<|-P;{+aXoWKK) z6L`RJ0uMNmz$5fH!w4K_7{QJ+jKFb%5xAmMe8816oimI;a)uEMIl~BCzUnonK!Ka4 zI8K2A$0<}7C5KkI>pLM z(tZ6D*Hv*@it8>o7tQ{GitMQjJ1DNT;yNiVU2$C%*Isem71u#=v5HGjTtcc18(bJM zk1t7)Ny@Of;+iWiMRA-c2;cK+avhexp9g1CcAO{(E=qBnC=F*wNf<66U&1m0#h<&hCK~4foW@UN zN*%>WG3(zgMyBDM_AeOJ(#Tq?-BY}Jr8Y6zOc#UxEQpbYb2r2AR`%C@9pt-wm4Sva zmKkW7;C%Sauw3J$5E!B70E(&n$dQbhM)Eu_e)qL;m|H^6v#Wukph%v1*{$UipWCP1+K}_jIvBMFwJVL6 z4{A4?nFq~!IMGp8@D#;iXU z)Xo}*aqn?0%cKfs&2jDSVCJ$D+8|RqGV3kI*m#`UIitx$HIso%Hfv%e)xbdX|N2?x zyg1HVll2rPW9-SGBrRmRmCr()YHqb$|lS}QRY#n`U~ z?256sYYxHD8|iP6RN=5mZzDR^-UbF&#oDg{+!bqY=Yrjsu!en0;S6A6kI$fe48yL zXbBFN_#j9kps>YKf!5$~g%1M?@umSb4#rUo^L?~VhWmUJ@G-lzjkmWL1Q%KZ!(Fyn zxa9k`TXvMz#83reI^?NGJ1kvjWec69#%|FgkFUGsMA&I5^f9sNIGHZZ#{d~SY6Y}nO&Pi$CgKY*38V)qBF z*)Z2dKP4@`kB8HfVrjD_ymR7|!Vy?Q_q?7MtP~?Zme^ ziymfM(>d1k1Zz59Y<7gVSzv9x#F{R#rpv79ieTEvOR~4e96p+ie^#i{el80iavDZs zYm#_ul9{13wI@em-u!6vX==YR;9P0xOvxHXe$zVV57_xVr(}#ms>hhCa#f?T<3givOW0zmfJh`iV zuD$(hNm3%?&JL%m+?DIhV_0fE`dC2E-cI zxjWbYnd?)yK7s4Mn=f@sfuy^baRiWb2g$OlvlDMJK=cBVa1t9dlm?wo%#-z1K&meW zP6WOKq>kqUsev(!oq*IpTP`O7uR%EqNd6UbW&KW|8%*bQctZw7Kr(OxsezHgz}C4h zV;qo#Yv;%Yj{vVj`5PeltpZa0+gv}3>tEvfp+M5@%h(m@CdcOV2DoRo6xar&atW|I za4Ar9jO(A|`Vm~8&Gj9C)IbxiKQ>G1EC*7@-r(}9zCY~ zLm&wsdrjg&#vP0$jProh@#h(D22#U+2R!E#mUaz&mewzme7bHGB z4k#kQ*oUzTV=Le@XsC9k#FId}JHBH4h_QnV?)Q~YK)i|_{y{GH=knjV+)kEVo#UA}`LYx|$heJh1>;;sKae^yiE$9~w{ba& z%O_??yJbM?=zJ~@=5k+A#{J)riIYC*Py{50LN4FK<=eR&&E=Zu(tbVT>x|PGCom3Y z?914Vu{9x0qJ~Tyc}WWHWh`ZUlksK7XBbB?{*$o>V;jcvUU?zkGnO;1VJrf=D3q_^ z4dHmMxR3ER#%_$4F~%?+ohBRD&$ya#A&~T3Tpqlv?POk_NhFNMEl+{swXxPVb-e3J1##@iUXF# zis3g$Uz82(XZ(rD6 z0Y3qb22KHv0^SA80d@cm1GWY}2<$ytvqb}c8zr%r@d?HeeKZ@s;CAknsoC&>vGbgp zH5)#1S-@bQ00!@f64!?&)NhHZiPEZX^*>!h8#r?kudo3tzGF73Ji z$Vw~+HLJD?QQ^)ozV&RKQ;VCV_ETFg2X??Nqn}E#1~^F-V`G-w$>(| zX5;tcqbdA*FxGq_%c~g2GxlJt*~j&ap20J=rzlw1@V-Lm} zY!Zoj#_^0j7;CV#Bgu*3V#cGS+UF{MJ>)*A1{oC%6KC)qHJJd~v~-mb>_`peHm# zIm%`W{AKfv(4giIhXU$GE(k8@z0h)St&?CzqcTWlW?en8;#-d0f7l%iFjd z&E*qZ{+c_`h9j_!%YC_QaQR6tzeoO9Q38Jxz8RvK=+fM_sUYb!FA)SfI}_i<=tb>N z`7oFNiJ3y>3@#VNb3MLt(d!oIP<=VqFGe(|ypqc?O=P(zzEaU^Fb)?P_?WmeK^h#w zS0;MBk5xw0b9o^37**rg{(byhgv!}m_HqN2_$EWItvIN@C%!4sYccCjh?({nChp+| z#&Sp><_5~R+@2d~&E*%lfijLjYi?jE*XQyD__(}@{ny}|487W-ebIqt_-aJ2t2jg> z*}%g?(2UC+IYKpD)_DlN;POr$f(`iYN3SzD=mJ}EgtxQ)Xs*Wxc{X5TD>rbK%YWi4 z_=?NTIYQ6kD-*r&&=L)N&gE0wKu0bQX8q6cO^04bS$~bJciHab2IjFtAHIS+@NJV` z({Rugyw2sPxPh}Au`f76uXFh+ZeS|gS8#+L;qpu#f=}=;$Nab1{)0~e)WESRvcaBQ zc5|72v`Flm8Ik6ttjQ2;_ zuXjC*Co#RMSvu~REN|p;S8nPXZi;sG=rx9$a$YT)isEZs2%cWe*?-ORvOb0Dckrck W#}buj#~wZYuZiL({$n4M{C@yKbHXwJ diff --git a/rtl/obj_dir/VVortex__ver.d b/rtl/obj_dir/VVortex__ver.d index b97a1731..ac1e9ca9 100644 --- a/rtl/obj_dir/VVortex__ver.d +++ b/rtl/obj_dir/VVortex__ver.d @@ -1 +1 @@ -obj_dir/VVortex.cpp obj_dir/VVortex.h obj_dir/VVortex.mk obj_dir/VVortex_VX_branch_response_inter.cpp obj_dir/VVortex_VX_branch_response_inter.h obj_dir/VVortex_VX_dcache_request_inter.cpp obj_dir/VVortex_VX_dcache_request_inter.h obj_dir/VVortex_VX_dcache_response_inter.cpp obj_dir/VVortex_VX_dcache_response_inter.h obj_dir/VVortex_VX_frE_to_bckE_req_inter.cpp obj_dir/VVortex_VX_frE_to_bckE_req_inter.h obj_dir/VVortex_VX_inst_mem_wb_inter.cpp obj_dir/VVortex_VX_inst_mem_wb_inter.h obj_dir/VVortex_VX_inst_meta_inter.cpp obj_dir/VVortex_VX_inst_meta_inter.h obj_dir/VVortex_VX_mem_req_inter.cpp obj_dir/VVortex_VX_mem_req_inter.h obj_dir/VVortex_VX_warp_ctl_inter.cpp obj_dir/VVortex_VX_warp_ctl_inter.h obj_dir/VVortex_VX_wb_inter.cpp obj_dir/VVortex_VX_wb_inter.h obj_dir/VVortex__Syms.cpp obj_dir/VVortex__Syms.h obj_dir/VVortex__ver.d obj_dir/VVortex_classes.mk : /usr/local/bin/verilator_bin /usr/local/bin/verilator_bin VX_alu.v VX_back_end.v VX_csr_handler.v VX_decode.v VX_define.v VX_execute.v VX_fetch.v VX_forwarding.v VX_front_end.v VX_generic_register.v VX_gpr.v VX_gpr_wrapper.v VX_memory.v VX_warp.v VX_writeback.v Vortex.v interfaces//../VX_define.v interfaces//VX_branch_response_inter.v interfaces//VX_csr_write_request_inter.v interfaces//VX_dcache_request_inter.v interfaces//VX_dcache_response_inter.v interfaces//VX_forward_exe_inter.v interfaces//VX_forward_mem_inter.v interfaces//VX_forward_reqeust_inter.v interfaces//VX_forward_response_inter.v interfaces//VX_forward_wb_inter.v interfaces//VX_frE_to_bckE_req_inter.v interfaces//VX_gpr_clone_inter.v interfaces//VX_gpr_jal_inter.v interfaces//VX_gpr_read_inter.v interfaces//VX_gpr_wspawn_inter.v interfaces//VX_icache_request_inter.v interfaces//VX_icache_response_inter.v interfaces//VX_inst_mem_wb_inter.v interfaces//VX_inst_meta_inter.v interfaces//VX_jal_response_inter.v interfaces//VX_mem_req_inter.v interfaces//VX_mw_wb_inter.v interfaces//VX_warp_ctl_inter.v interfaces//VX_wb_inter.v pipe_regs//VX_d_e_reg.v pipe_regs//VX_e_m_reg.v pipe_regs//VX_f_d_reg.v pipe_regs//VX_m_w_reg.v +obj_dir/VVortex.cpp obj_dir/VVortex.h obj_dir/VVortex.mk obj_dir/VVortex_VX_branch_response_inter.cpp obj_dir/VVortex_VX_branch_response_inter.h obj_dir/VVortex_VX_dcache_request_inter.cpp obj_dir/VVortex_VX_dcache_request_inter.h obj_dir/VVortex_VX_dcache_response_inter.cpp obj_dir/VVortex_VX_dcache_response_inter.h obj_dir/VVortex_VX_frE_to_bckE_req_inter.cpp obj_dir/VVortex_VX_frE_to_bckE_req_inter.h obj_dir/VVortex_VX_inst_mem_wb_inter.cpp obj_dir/VVortex_VX_inst_mem_wb_inter.h obj_dir/VVortex_VX_inst_meta_inter.cpp obj_dir/VVortex_VX_inst_meta_inter.h obj_dir/VVortex_VX_mem_req_inter.cpp obj_dir/VVortex_VX_mem_req_inter.h obj_dir/VVortex_VX_warp_ctl_inter.cpp obj_dir/VVortex_VX_warp_ctl_inter.h obj_dir/VVortex_VX_wb_inter.cpp obj_dir/VVortex_VX_wb_inter.h obj_dir/VVortex__Syms.cpp obj_dir/VVortex__Syms.h obj_dir/VVortex__ver.d obj_dir/VVortex_classes.mk : /usr/local/bin/verilator_bin /usr/local/bin/verilator_bin VX_alu.v VX_back_end.v VX_csr_handler.v VX_decode.v VX_define.v VX_execute.v VX_fetch.v VX_forwarding.v VX_front_end.v VX_generic_register.v VX_gpr.v VX_gpr_wrapper.v VX_memory.v VX_warp.v VX_writeback.v Vortex.v byte_enabled_simple_dual_port_ram.v interfaces//../VX_define.v interfaces//VX_branch_response_inter.v interfaces//VX_csr_write_request_inter.v interfaces//VX_dcache_request_inter.v interfaces//VX_dcache_response_inter.v interfaces//VX_forward_exe_inter.v interfaces//VX_forward_mem_inter.v interfaces//VX_forward_reqeust_inter.v interfaces//VX_forward_response_inter.v interfaces//VX_forward_wb_inter.v interfaces//VX_frE_to_bckE_req_inter.v interfaces//VX_gpr_clone_inter.v interfaces//VX_gpr_jal_inter.v interfaces//VX_gpr_read_inter.v interfaces//VX_gpr_wspawn_inter.v interfaces//VX_icache_request_inter.v interfaces//VX_icache_response_inter.v interfaces//VX_inst_mem_wb_inter.v interfaces//VX_inst_meta_inter.v interfaces//VX_jal_response_inter.v interfaces//VX_mem_req_inter.v interfaces//VX_mw_wb_inter.v interfaces//VX_warp_ctl_inter.v interfaces//VX_wb_inter.v pipe_regs//VX_d_e_reg.v pipe_regs//VX_e_m_reg.v pipe_regs//VX_f_d_reg.v pipe_regs//VX_m_w_reg.v diff --git a/rtl/obj_dir/VVortex__verFiles.dat b/rtl/obj_dir/VVortex__verFiles.dat index c3984f34..95afe370 100644 --- a/rtl/obj_dir/VVortex__verFiles.dat +++ b/rtl/obj_dir/VVortex__verFiles.dat @@ -1,73 +1,74 @@ # DESCRIPTION: Verilator output: Timestamp data for --skip-identical. Delete at will. C "--compiler gcc -Wall -cc Vortex.v -I. -Iinterfaces/ -Ipipe_regs/ --exe test_bench.cpp -CFLAGS -std=c++11 -O3" S 6746612 12892413243 1567548409 0 1567548409 0 "/usr/local/bin/verilator_bin" -S 2785 1565236 1567474434 0 1567474434 0 "VX_alu.v" -S 2767 1703128 1567984522 0 1567984522 0 "VX_back_end.v" -S 1837 1768199 1567984564 0 1567984564 0 "VX_csr_handler.v" -S 12015 891625 1568083962 0 1568083962 0 "VX_decode.v" -S 1676 1565244 1567474434 0 1567474434 0 "VX_define.v" -S 3835 891130 1568052328 0 1568052328 0 "VX_execute.v" -S 5000 892191 1568138876 0 1568138876 0 "VX_fetch.v" -S 6148 1701713 1567982096 0 1567982096 0 "VX_forwarding.v" -S 2701 891626 1568084006 0 1568084006 0 "VX_front_end.v" -S 399 1565278 1567537322 0 1567537322 0 "VX_generic_register.v" -S 2099 895597 1568160868 0 1568160868 0 "VX_gpr.v" -S 5323 894943 1568156252 0 1568156252 0 "VX_gpr_wrapper.v" -S 2584 1768087 1567983338 0 1567983338 0 "VX_memory.v" -S 1903 893490 1568138384 0 1568138384 0 "VX_warp.v" -S 1597 1704649 1567981924 0 1567981924 0 "VX_writeback.v" -S 4392 1703129 1567985238 0 1567985238 0 "Vortex.v" -S 1676 1565244 1567474434 0 1567474434 0 "interfaces//../VX_define.v" -S 227 894833 1568155500 0 1568155500 0 "interfaces//VX_branch_response_inter.v" -S 212 894856 1568154236 0 1568154236 0 "interfaces//VX_csr_write_request_inter.v" -S 373 894855 1568154234 0 1568154234 0 "interfaces//VX_dcache_request_inter.v" -S 186 894854 1568154230 0 1568154230 0 "interfaces//VX_dcache_response_inter.v" -S 282 894852 1568154224 0 1568154224 0 "interfaces//VX_forward_exe_inter.v" -S 327 894851 1568154222 0 1568154222 0 "interfaces//VX_forward_mem_inter.v" -S 204 894850 1568154218 0 1568154218 0 "interfaces//VX_forward_reqeust_inter.v" -S 273 894849 1568154216 0 1568154216 0 "interfaces//VX_forward_response_inter.v" -S 313 894848 1568154210 0 1568154210 0 "interfaces//VX_forward_wb_inter.v" -S 833 894847 1568154206 0 1568154206 0 "interfaces//VX_frE_to_bckE_req_inter.v" -S 253 894846 1568154204 0 1568154204 0 "interfaces//VX_gpr_clone_inter.v" -S 173 894845 1568154200 0 1568154200 0 "interfaces//VX_gpr_jal_inter.v" -S 193 894834 1568154198 0 1568154198 0 "interfaces//VX_gpr_read_inter.v" -S 293 894844 1568154194 0 1568154194 0 "interfaces//VX_gpr_wspawn_inter.v" -S 159 894843 1568154192 0 1568154192 0 "interfaces//VX_icache_request_inter.v" -S 194 894842 1568154188 0 1568154188 0 "interfaces//VX_icache_response_inter.v" -S 366 894841 1568154186 0 1568154186 0 "interfaces//VX_inst_mem_wb_inter.v" -S 237 894840 1568154182 0 1568154182 0 "interfaces//VX_inst_meta_inter.v" -S 205 894839 1568154180 0 1568154180 0 "interfaces//VX_jal_response_inter.v" -S 557 894838 1568154176 0 1568154176 0 "interfaces//VX_mem_req_inter.v" -S 348 894837 1568154174 0 1568154174 0 "interfaces//VX_mw_wb_inter.v" -S 297 894836 1568154170 0 1568154170 0 "interfaces//VX_warp_ctl_inter.v" -S 273 894835 1568154164 0 1568154164 0 "interfaces//VX_wb_inter.v" -T 768547 894861 1568160870 0 1568160870 0 "obj_dir/VVortex.cpp" -T 22072 894859 1568160870 0 1568160870 0 "obj_dir/VVortex.h" -T 1791 894923 1568160870 0 1568160870 0 "obj_dir/VVortex.mk" -T 914 894911 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_branch_response_inter.cpp" -T 1029 894910 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_branch_response_inter.h" -T 1210 894907 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_dcache_request_inter.cpp" -T 1135 894906 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_dcache_request_inter.h" -T 988 894905 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_dcache_response_inter.cpp" -T 1045 894904 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_dcache_response_inter.h" -T 1059 894909 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_frE_to_bckE_req_inter.cpp" -T 1142 894908 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_frE_to_bckE_req_inter.h" -T 884 894919 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_inst_mem_wb_inter.cpp" -T 1008 894918 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_inst_mem_wb_inter.h" -T 865 894915 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_inst_meta_inter.cpp" -T 987 894914 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_inst_meta_inter.h" -T 885 894917 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_mem_req_inter.cpp" -T 1005 894916 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_mem_req_inter.h" -T 902 894913 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_warp_ctl_inter.cpp" -T 1017 894912 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_warp_ctl_inter.h" -T 825 894921 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_wb_inter.cpp" -T 954 894920 1568160870 0 1568160870 0 "obj_dir/VVortex_VX_wb_inter.h" -T 3499 894858 1568160870 0 1568160870 0 "obj_dir/VVortex__Syms.cpp" -T 1855 894857 1568160870 0 1568160870 0 "obj_dir/VVortex__Syms.h" -T 2077 894924 1568160870 0 1568160870 0 "obj_dir/VVortex__ver.d" -T 0 0 1568160870 0 1568160870 0 "obj_dir/VVortex__verFiles.dat" -T 1530 894922 1568160870 0 1568160870 0 "obj_dir/VVortex_classes.mk" -S 1884 891629 1568084068 0 1568084068 0 "pipe_regs//VX_d_e_reg.v" -S 1538 1573254 1567973402 0 1567973402 0 "pipe_regs//VX_e_m_reg.v" -S 751 891628 1568084040 0 1568084040 0 "pipe_regs//VX_f_d_reg.v" -S 688 1573273 1567972184 0 1567972184 0 "pipe_regs//VX_m_w_reg.v" +S 2785 897406 1568177864 0 1568177864 0 "VX_alu.v" +S 2767 897407 1568177864 0 1568177864 0 "VX_back_end.v" +S 1836 897410 1568177864 0 1568177864 0 "VX_csr_handler.v" +S 12015 897411 1568177864 0 1568177864 0 "VX_decode.v" +S 1676 897412 1568177866 0 1568177866 0 "VX_define.v" +S 3835 897413 1568177866 0 1568177866 0 "VX_execute.v" +S 5000 897414 1568177866 0 1568177866 0 "VX_fetch.v" +S 6148 897415 1568177866 0 1568177866 0 "VX_forwarding.v" +S 2701 897416 1568177866 0 1568177866 0 "VX_front_end.v" +S 399 897417 1568177866 0 1568177866 0 "VX_generic_register.v" +S 1835 897418 1568177866 0 1568177866 0 "VX_gpr.v" +S 5323 897420 1568177866 0 1568177866 0 "VX_gpr_wrapper.v" +S 2584 897421 1568177866 0 1568177866 0 "VX_memory.v" +S 1903 897425 1568177866 0 1568177866 0 "VX_warp.v" +S 1597 897426 1568177868 0 1568177868 0 "VX_writeback.v" +S 4392 897427 1568177868 0 1568177868 0 "Vortex.v" +S 821 897428 1568177868 0 1568177868 0 "byte_enabled_simple_dual_port_ram.v" +S 1676 897412 1568177866 0 1568177866 0 "interfaces//../VX_define.v" +S 227 897429 1568177888 0 1568177888 0 "interfaces//VX_branch_response_inter.v" +S 212 897430 1568177888 0 1568177888 0 "interfaces//VX_csr_write_request_inter.v" +S 373 897431 1568177888 0 1568177888 0 "interfaces//VX_dcache_request_inter.v" +S 186 897432 1568177888 0 1568177888 0 "interfaces//VX_dcache_response_inter.v" +S 282 897434 1568177888 0 1568177888 0 "interfaces//VX_forward_exe_inter.v" +S 327 897435 1568177888 0 1568177888 0 "interfaces//VX_forward_mem_inter.v" +S 204 897436 1568177888 0 1568177888 0 "interfaces//VX_forward_reqeust_inter.v" +S 273 897437 1568177888 0 1568177888 0 "interfaces//VX_forward_response_inter.v" +S 313 897438 1568177888 0 1568177888 0 "interfaces//VX_forward_wb_inter.v" +S 833 897439 1568177888 0 1568177888 0 "interfaces//VX_frE_to_bckE_req_inter.v" +S 253 897441 1568177888 0 1568177888 0 "interfaces//VX_gpr_clone_inter.v" +S 173 897442 1568177888 0 1568177888 0 "interfaces//VX_gpr_jal_inter.v" +S 193 897443 1568177888 0 1568177888 0 "interfaces//VX_gpr_read_inter.v" +S 293 897444 1568177888 0 1568177888 0 "interfaces//VX_gpr_wspawn_inter.v" +S 159 897445 1568177890 0 1568177890 0 "interfaces//VX_icache_request_inter.v" +S 194 897446 1568177890 0 1568177890 0 "interfaces//VX_icache_response_inter.v" +S 366 897447 1568177890 0 1568177890 0 "interfaces//VX_inst_mem_wb_inter.v" +S 237 897448 1568177890 0 1568177890 0 "interfaces//VX_inst_meta_inter.v" +S 205 897449 1568177890 0 1568177890 0 "interfaces//VX_jal_response_inter.v" +S 557 897450 1568177890 0 1568177890 0 "interfaces//VX_mem_req_inter.v" +S 348 897451 1568177890 0 1568177890 0 "interfaces//VX_mw_wb_inter.v" +S 297 897452 1568177890 0 1568177890 0 "interfaces//VX_warp_ctl_inter.v" +S 273 897453 1568177890 0 1568177890 0 "interfaces//VX_wb_inter.v" +T 1312387 897481 1568178034 0 1568178034 0 "obj_dir/VVortex.cpp" +T 23516 897479 1568178032 0 1568178032 0 "obj_dir/VVortex.h" +T 1791 897581 1568178034 0 1568178034 0 "obj_dir/VVortex.mk" +T 914 897569 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_branch_response_inter.cpp" +T 1029 897568 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_branch_response_inter.h" +T 1210 897565 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_dcache_request_inter.cpp" +T 1135 897564 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_dcache_request_inter.h" +T 988 897563 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_dcache_response_inter.cpp" +T 1045 897562 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_dcache_response_inter.h" +T 1059 897567 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_frE_to_bckE_req_inter.cpp" +T 1142 897566 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_frE_to_bckE_req_inter.h" +T 884 897577 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_inst_mem_wb_inter.cpp" +T 1008 897576 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_inst_mem_wb_inter.h" +T 865 897573 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_inst_meta_inter.cpp" +T 987 897572 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_inst_meta_inter.h" +T 885 897575 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_mem_req_inter.cpp" +T 1005 897574 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_mem_req_inter.h" +T 902 897571 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_warp_ctl_inter.cpp" +T 1017 897570 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_warp_ctl_inter.h" +T 825 897579 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_wb_inter.cpp" +T 954 897578 1568178034 0 1568178034 0 "obj_dir/VVortex_VX_wb_inter.h" +T 3499 897478 1568178032 0 1568178032 0 "obj_dir/VVortex__Syms.cpp" +T 1855 897477 1568178032 0 1568178032 0 "obj_dir/VVortex__Syms.h" +T 2113 897582 1568178034 0 1568178034 0 "obj_dir/VVortex__ver.d" +T 0 0 1568178034 0 1568178034 0 "obj_dir/VVortex__verFiles.dat" +T 1530 897580 1568178034 0 1568178034 0 "obj_dir/VVortex_classes.mk" +S 1884 897454 1568177900 0 1568177900 0 "pipe_regs//VX_d_e_reg.v" +S 1538 897455 1568177900 0 1568177900 0 "pipe_regs//VX_e_m_reg.v" +S 751 897456 1568177900 0 1568177900 0 "pipe_regs//VX_f_d_reg.v" +S 688 897457 1568177900 0 1568177900 0 "pipe_regs//VX_m_w_reg.v" diff --git a/rtl/obj_dir/test_bench.o b/rtl/obj_dir/test_bench.o index ad0450d3aaeb753eb0b6ba15270059f45bfcf017..4aef26469968bb49f3a77ba5528e694dfc5346fc 100644 GIT binary patch delta 27 jcmaFS!}y|yaf3b|qxNP4zN?Ik+LI0VR&CxOu)`Dpjo1m& delta 27 jcmaFS!}y|yaf3b|qx5D2zN?Ik(vuDNR&CxOu)`Dpj3^1R diff --git a/rtl/quartus/._Makefile b/rtl/quartus/._Makefile deleted file mode 100644 index 02b577d61dc77df39eb458a14e98277d5fab1853..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 4096 zcmZQz6=P>$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^44`sLG%bukK2%&ZIX_n~v7jI)Rj;r#u_!UGBr`9S!N9=6(AqS`+`=$9)x_F4 zqbNT&)!N+1(A3D%)l%2M%-B)a#M#hP*V5U^P}j)V*vZArz{tqV)Dg|1QSN96jE2By z2#kinXb6mkz-S1JhQMeDjE2By2#kin$O!>ZXA^|MKrSRBvsj@hwK%`DC^=OjEx#yR uAv3Qe71-^}&r8h7sZ_{GO)F7I%1O-22KI%ax`s4`>VLRbWEkZB{|5je0yO&o diff --git a/rtl/quartus/._project.tcl b/rtl/quartus/._project.tcl deleted file mode 100644 index 02b577d61dc77df39eb458a14e98277d5fab1853..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 4096 zcmZQz6=P>$Vqox1Ojhs@R)|o50+1L3ClDJkFz{^v(m+1nBL)UWIUt(=a103vvYvJF zKST$^44`sLG%bukK2%&ZIX_n~v7jI)Rj;r#u_!UGBr`9S!N9=6(AqS`+`=$9)x_F4 zqbNT&)!N+1(A3D%)l%2M%-B)a#M#hP*V5U^P}j)V*vZArz{tqV)Dg|1QSN96jE2By z2#kinXb6mkz-S1JhQMeDjE2By2#kin$O!>ZXA^|MKrSRBvsj@hwK%`DC^=OjEx#yR uAv3Qe71-^}&r8h7sZ_{GO)F7I%1O-22KI%ax`s4`>VLRbWEkZB{|5je0yO&o diff --git a/rtl/quartus/VX_gpr_syn.qpf b/rtl/quartus/VX_gpr_syn.qpf new file mode 100644 index 00000000..8938d2a9 --- /dev/null +++ b/rtl/quartus/VX_gpr_syn.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 2018 Intel Corporation. All rights reserved. +# Your use of Intel Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Intel Program License +# Subscription Agreement, the Intel Quartus Prime License Agreement, +# the Intel FPGA IP License Agreement, or other applicable license +# agreement, including, without limitation, that your use is for +# the sole purpose of programming logic devices manufactured by +# Intel and sold by Intel or its authorized distributors. Please +# refer to the applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus Prime +# Version 18.0.0 Build 219 04/25/2018 SJ Pro Edition +# Date created = 00:18:19 September 11, 2019 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "18.0" +DATE = "00:18:19 September 11, 2019" + +# Revisions + +PROJECT_REVISION = "VX_gpr_syn" diff --git a/rtl/quartus/VX_gpr_syn.qsf b/rtl/quartus/VX_gpr_syn.qsf new file mode 100644 index 00000000..26b4649b --- /dev/null +++ b/rtl/quartus/VX_gpr_syn.qsf @@ -0,0 +1,63 @@ +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:18:19 SEPTEMBER 11, 2019" +set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Pro Edition" +set_global_assignment -name FAMILY "Arria 10" +set_global_assignment -name DEVICE 10AX115N4F45I3SG +set_global_assignment -name TOP_LEVEL_ENTITY VX_gpr_syn +set_global_assignment -name SEARCH_PATH ../ +set_global_assignment -name VERILOG_FILE ../VX_define.v +set_global_assignment -name VERILOG_FILE ../byte_enabled_simple_dual_port_ram.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_branch_response_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_csr_write_request_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_dcache_request_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_dcache_response_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_forward_csr_response_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_forward_exe_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_forward_mem_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_forward_reqeust_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_forward_response_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_forward_wb_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_frE_to_bckE_req_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_gpr_clone_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_gpr_jal_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_gpr_read_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_gpr_wspawn_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_icache_request_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_icache_response_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_inst_mem_wb_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_inst_meta_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_jal_response_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_mem_req_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_mw_wb_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_warp_ctl_inter.v +set_global_assignment -name VERILOG_FILE ../interfaces/VX_wb_inter.v +set_global_assignment -name VERILOG_FILE ../pipe_regs/VX_d_e_reg.v +set_global_assignment -name VERILOG_FILE ../pipe_regs/VX_e_m_reg.v +set_global_assignment -name VERILOG_FILE ../pipe_regs/VX_f_d_reg.v +set_global_assignment -name VERILOG_FILE ../pipe_regs/VX_m_w_reg.v +set_global_assignment -name VERILOG_FILE ../VX_alu.v +set_global_assignment -name VERILOG_FILE ../VX_back_end.v +set_global_assignment -name VERILOG_FILE ../VX_context.v +set_global_assignment -name VERILOG_FILE ../VX_context_slave.v +set_global_assignment -name VERILOG_FILE ../VX_csr_handler.v +set_global_assignment -name VERILOG_FILE ../VX_decode.v +set_global_assignment -name VERILOG_FILE ../VX_execute.v +set_global_assignment -name VERILOG_FILE ../VX_fetch.v +set_global_assignment -name VERILOG_FILE ../VX_forwarding.v +set_global_assignment -name VERILOG_FILE ../VX_front_end.v +set_global_assignment -name VERILOG_FILE ../VX_generic_register.v +set_global_assignment -name VERILOG_FILE ../VX_gpr.v +set_global_assignment -name VERILOG_FILE ../VX_gpr_wrapper.v +set_global_assignment -name VERILOG_FILE ../VX_gpr_syn.v +set_global_assignment -name VERILOG_FILE ../VX_memory.v +set_global_assignment -name VERILOG_FILE ../VX_register_file.v +set_global_assignment -name VERILOG_FILE ../VX_register_file_master_slave.v +set_global_assignment -name VERILOG_FILE ../VX_register_file_slave.v +set_global_assignment -name VERILOG_FILE ../VX_warp.v +set_global_assignment -name VERILOG_FILE ../VX_writeback.v +set_global_assignment -name VERILOG_FILE ../Vortex.v +set_global_assignment -name SDC_FILE vortex.sdc +set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2009 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100 +set_global_assignment -name PROJECT_OUTPUT_DIRECTORY bin +set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL diff --git a/rtl/quartus/asm.chg b/rtl/quartus/asm.chg new file mode 100644 index 00000000..19f86f49 --- /dev/null +++ b/rtl/quartus/asm.chg @@ -0,0 +1 @@ +done diff --git a/rtl/quartus/fit.chg b/rtl/quartus/fit.chg new file mode 100644 index 00000000..19f86f49 --- /dev/null +++ b/rtl/quartus/fit.chg @@ -0,0 +1 @@ +done diff --git a/rtl/quartus/map.chg b/rtl/quartus/map.chg new file mode 100644 index 00000000..d155914e --- /dev/null +++ b/rtl/quartus/map.chg @@ -0,0 +1 @@ +Wed Sep 11 00:18:22 2019 diff --git a/rtl/quartus/project.tcl b/rtl/quartus/project.tcl index 6639dd13..49e1d8ac 100644 --- a/rtl/quartus/project.tcl +++ b/rtl/quartus/project.tcl @@ -21,6 +21,8 @@ set_global_assignment -name SEARCH_PATH ../ set_global_assignment -name VERILOG_FILE ../VX_define.v +set_global_assignment -name VERILOG_FILE ../byte_enabled_simple_dual_port_ram.v + set_global_assignment -name VERILOG_FILE ../interfaces/VX_branch_response_inter.v set_global_assignment -name VERILOG_FILE ../interfaces/VX_csr_write_request_inter.v set_global_assignment -name VERILOG_FILE ../interfaces/VX_dcache_request_inter.v diff --git a/rtl/quartus/smart.log b/rtl/quartus/smart.log new file mode 100644 index 00000000..540778b5 --- /dev/null +++ b/rtl/quartus/smart.log @@ -0,0 +1,27 @@ +Info (292036): Thank you for using the Quartus Prime software 30-day evaluation. You have 0 days remaining (until Sep 11, 2019) to use the Quartus Prime software with compilation and simulation support. +Info: ******************************************************************* +Info: Running Quartus Prime Shell + Info: Version 18.0.0 Build 219 04/25/2018 SJ Pro Edition + Info: Copyright (C) 2018 Intel Corporation. All rights reserved. + Info: Your use of Intel Corporation's design tools, logic functions + Info: and other software and tools, and its AMPP partner logic + Info: functions, and any output files from any of the foregoing + Info: (including device programming or simulation files), and any + Info: associated documentation or information are expressly subject + Info: to the terms and conditions of the Intel Program License + Info: Subscription Agreement, the Intel Quartus Prime License Agreement, + Info: the Intel FPGA IP License Agreement, or other applicable license + Info: agreement, including, without limitation, that your use is for + Info: the sole purpose of programming logic devices manufactured by + Info: Intel and sold by Intel or its authorized distributors. Please + Info: refer to the applicable agreement for further details. + Info: Processing started: Wed Sep 11 00:18:22 2019 +Info: Command: quartus_sh --determine_smart_action VX_gpr_syn +Info: Quartus(args): VX_gpr_syn +Info: SMART_ACTION = SOURCE +Info (23030): Evaluation of Tcl script /tools/reconfig/intel/18.0/quartus/common/tcl/internal/qsh_smart.tcl was successful +Info: Quartus Prime Shell was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 687 megabytes + Info: Processing ended: Wed Sep 11 00:18:22 2019 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 diff --git a/rtl/quartus/sta.chg b/rtl/quartus/sta.chg new file mode 100644 index 00000000..19f86f49 --- /dev/null +++ b/rtl/quartus/sta.chg @@ -0,0 +1 @@ +done diff --git a/rtl/quartus/syn.chg b/rtl/quartus/syn.chg new file mode 100644 index 00000000..19f86f49 --- /dev/null +++ b/rtl/quartus/syn.chg @@ -0,0 +1 @@ +done diff --git a/rtl/ram.h b/rtl/ram.h index 1614fdc2..d120178d 100644 --- a/rtl/ram.h +++ b/rtl/ram.h @@ -1,4 +1,3 @@ - #ifndef __RAM__ #define __RAM__ diff --git a/rtl/results.txt b/rtl/results.txt index bbf9acd3..bc1ea005 100644 --- a/rtl/results.txt +++ b/rtl/results.txt @@ -3,5 +3,5 @@ # of forwarding stalls: 0 # of branch stalls: 0 # CPI: 1.00015 -# time to simulate: 2.22726e-314 milliseconds +# time to simulate: 2.18298e-314 milliseconds # GRADE: Failed on test: 4294967295 diff --git a/rtl/test_bench.cpp b/rtl/test_bench.cpp index b2fbe505..5ec1d250 100644 --- a/rtl/test_bench.cpp +++ b/rtl/test_bench.cpp @@ -1,5 +1,3 @@ - - #include "test_bench.h" #define NUM_TESTS 46 @@ -88,6 +86,3 @@ int main(int argc, char **argv) return 0; } - - - diff --git a/rtl/test_bench.h b/rtl/test_bench.h index 3491d7be..10a5214d 100644 --- a/rtl/test_bench.h +++ b/rtl/test_bench.h @@ -1,5 +1,3 @@ - - // C++ libraries #include #include @@ -397,14 +395,4 @@ bool Vortex::simulate(std::string file_to_simulate) return (status == 1); -} - - - - - - - - - - +} \ No newline at end of file diff --git a/rtl/worst_case_paths.rpt b/rtl/worst_case_paths.rpt deleted file mode 100644 index 98f8d7ef..00000000 --- a/rtl/worst_case_paths.rpt +++ /dev/null @@ -1,215904 +0,0 @@ ----------------- -; Command Info ; ----------------- -Report Timing: Found 2000 setup paths (2000 violated). Worst case slack is -0.962 - -Tcl Command: - report_timing -setup -multi_corner -file worst_case_paths.rpt -panel_name {Report Timing} -npaths 2000 -detail full_path - -Options: - -setup - -npaths 2000 - -detail full_path - -panel_name {Report Timing} - -file {worst_case_paths.rpt} - -multi_corner - -Snapshot: - final - -Delay Model: - Fast 900mV 100C Model - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Summary of Paths ; -+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+ -; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; -+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+ -; -0.962 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.107 ; 2.489 ; -; -0.960 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_three|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.107 ; 2.488 ; -; -0.946 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_one|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.107 ; 2.475 ; -; -0.932 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.482 ; -; -0.932 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.483 ; -; -0.931 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.480 ; -; -0.924 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.512 ; -; -0.913 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.514 ; -; -0.910 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.484 ; -; -0.909 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.459 ; -; -0.898 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.510 ; -; -0.898 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.502 ; -; -0.895 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.367 ; -; -0.893 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.488 ; -; -0.887 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.476 ; -; -0.887 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.476 ; -; -0.886 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.483 ; -; -0.883 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.480 ; -; -0.878 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.452 ; -; -0.875 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.425 ; -; -0.875 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.426 ; -; -0.874 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.423 ; -; -0.870 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.444 ; -; -0.869 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.445 ; -; -0.869 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.444 ; -; -0.867 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.455 ; -; -0.866 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.478 ; -; -0.866 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.455 ; -; -0.865 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.455 ; -; -0.861 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.456 ; -; -0.858 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.470 ; -; -0.855 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.444 ; -; -0.855 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.444 ; -; -0.855 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.444 ; -; -0.854 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.457 ; -; -0.854 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.443 ; -; -0.853 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.448 ; -; -0.852 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.402 ; -; -0.852 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.453 ; -; -0.849 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.399 ; -; -0.849 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.400 ; -; -0.848 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.397 ; -; -0.848 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.119 ; 3.361 ; -; -0.847 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.436 ; -; -0.847 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.436 ; -; -0.846 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.420 ; -; -0.844 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.441 ; -; -0.844 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.418 ; -; -0.844 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.438 ; -; -0.843 ; vx_f_d_reg|instruction[22] ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.141 ; 3.264 ; -; -0.843 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.451 ; -; -0.842 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.393 ; -; -0.842 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.392 ; -; -0.842 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.439 ; -; -0.842 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.437 ; -; -0.841 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.390 ; -; -0.841 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.429 ; -; -0.841 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.451 ; -; -0.841 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.437 ; -; -0.838 ; vx_f_d_reg|instruction[12] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.310 ; -; -0.837 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.441 ; -; -0.837 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.104 ; 2.367 ; -; -0.836 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.433 ; -; -0.836 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.425 ; -; -0.835 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_three|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.104 ; 2.366 ; -; -0.834 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.422 ; -; -0.834 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.423 ; -; -0.834 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.431 ; -; -0.834 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.446 ; -; -0.833 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.423 ; -; -0.833 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.407 ; -; -0.833 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.390 ; -; -0.833 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.390 ; -; -0.832 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.444 ; -; -0.831 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.387 ; -; -0.830 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_two|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.094 ; 2.410 ; -; -0.829 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.424 ; -; -0.828 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.245 ; -; -0.827 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.422 ; -; -0.827 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.245 ; -; -0.826 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.376 ; -; -0.826 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.415 ; -; -0.826 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.427 ; -; -0.826 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.379 ; -; -0.825 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.415 ; -; -0.825 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.400 ; -; -0.824 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.425 ; -; -0.824 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.400 ; -; -0.824 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.426 ; -; -0.823 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.412 ; -; -0.823 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.412 ; -; -0.823 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.419 ; -; -0.822 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.411 ; -; -0.822 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_three|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.113 ; 2.379 ; -; -0.821 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.410 ; -; -0.821 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.410 ; -; -0.821 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.433 ; -; -0.821 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.373 ; -; -0.821 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_one|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.104 ; 2.353 ; -; -0.820 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.371 ; -; -0.820 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.370 ; -; -0.820 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.394 ; -; -0.819 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.369 ; -; -0.819 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.368 ; -; -0.819 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.375 ; -; -0.818 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.426 ; -; -0.817 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.392 ; -; -0.816 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.392 ; -; -0.816 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.411 ; -; -0.815 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.389 ; -; -0.813 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.424 ; -; -0.812 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.400 ; -; -0.812 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.406 ; -; -0.812 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.409 ; -; -0.812 ; vx_f_d_reg|instruction[14] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.284 ; -; -0.812 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.398 ; -; -0.812 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.424 ; -; -0.810 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.405 ; -; -0.810 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.407 ; -; -0.810 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.407 ; -; -0.810 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.399 ; -; -0.810 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.399 ; -; -0.809 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.413 ; -; -0.809 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.405 ; -; -0.809 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.383 ; -; -0.808 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.405 ; -; -0.808 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.420 ; -; -0.806 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.407 ; -; -0.805 ; vx_f_d_reg|instruction[3] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.277 ; -; -0.804 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.398 ; -; -0.804 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.393 ; -; -0.803 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.406 ; -; -0.803 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.398 ; -; -0.803 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.415 ; -; -0.803 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.389 ; -; -0.803 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.393 ; -; -0.803 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.393 ; -; -0.802 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.397 ; -; -0.802 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.391 ; -; -0.802 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.418 ; -; -0.801 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.397 ; -; -0.801 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.391 ; -; -0.801 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.402 ; -; -0.801 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.351 ; -; -0.801 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.352 ; -; -0.800 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.389 ; -; -0.800 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.398 ; -; -0.800 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.356 ; -; -0.800 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.357 ; -; -0.800 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.349 ; -; -0.799 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.389 ; -; -0.799 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.396 ; -; -0.799 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.401 ; -; -0.799 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[4] ; clk ; clk ; 2.500 ; -0.025 ; 3.258 ; -; -0.799 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.354 ; -; -0.799 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.075 ; 3.355 ; -; -0.799 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.266 ; -; -0.799 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[7] ; clk ; clk ; 2.500 ; -0.031 ; 3.266 ; -; -0.798 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.387 ; -; -0.798 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.393 ; -; -0.798 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[24] ; clk ; clk ; 2.500 ; -0.075 ; 3.355 ; -; -0.798 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.401 ; -; -0.797 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.386 ; -; -0.797 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.347 ; -; -0.797 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.394 ; -; -0.797 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.386 ; -; -0.797 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.386 ; -; -0.797 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.409 ; -; -0.797 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.384 ; -; -0.797 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[19] ; clk ; clk ; 2.500 ; -0.075 ; 3.353 ; -; -0.796 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.397 ; -; -0.796 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.385 ; -; -0.796 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.258 ; -; -0.796 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[31] ; clk ; clk ; 2.500 ; -0.075 ; 3.351 ; -; -0.795 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.398 ; -; -0.795 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[10] ; clk ; clk ; 2.500 ; -0.025 ; 3.258 ; -; -0.795 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.380 ; -; -0.794 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.395 ; -; -0.794 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.397 ; -; -0.793 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.368 ; -; -0.793 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.381 ; -; -0.793 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.349 ; -; -0.793 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.350 ; -; -0.792 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.394 ; -; -0.792 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.368 ; -; -0.792 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.381 ; -; -0.792 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.381 ; -; -0.792 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.387 ; -; -0.792 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.386 ; -; -0.792 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.347 ; -; -0.791 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.395 ; -; -0.791 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.387 ; -; -0.791 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.366 ; -; -0.790 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.366 ; -; -0.789 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.393 ; -; -0.789 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.340 ; -; -0.789 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.339 ; -; -0.789 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.378 ; -; -0.788 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.337 ; -; -0.788 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.378 ; -; -0.788 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.374 ; -; -0.787 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.375 ; -; -0.786 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.394 ; -; -0.786 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.387 ; -; -0.786 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.383 ; -; -0.786 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.375 ; -; -0.786 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.375 ; -; -0.785 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.379 ; -; -0.784 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.386 ; -; -0.784 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.381 ; -; -0.783 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.379 ; -; -0.783 ; vx_f_d_reg|instruction[13] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.255 ; -; -0.783 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[11] ; clk ; clk ; 2.500 ; -0.089 ; 3.177 ; -; -0.783 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[1] ; clk ; clk ; 2.500 ; -0.089 ; 3.177 ; -; -0.783 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; clk ; clk ; 2.500 ; -0.089 ; 3.177 ; -; -0.782 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.390 ; -; -0.782 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_two|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.090 ; 2.366 ; -; -0.781 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.369 ; -; -0.781 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.378 ; -; -0.781 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.383 ; -; -0.781 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[1] ; clk ; clk ; 2.500 ; -0.028 ; 3.251 ; -; -0.781 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[0] ; clk ; clk ; 2.500 ; -0.028 ; 3.251 ; -; -0.781 ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.001 ; 3.416 ; -; -0.780 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.390 ; -; -0.780 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.374 ; -; -0.780 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.355 ; -; -0.780 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[10] ; clk ; clk ; 2.500 ; -0.089 ; 3.177 ; -; -0.780 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_one|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.108 ; 2.342 ; -; -0.780 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_two|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.108 ; 2.341 ; -; -0.780 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[3] ; clk ; clk ; 2.500 ; -0.089 ; 3.177 ; -; -0.779 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.367 ; -; -0.779 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.355 ; -; -0.779 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.376 ; -; -0.778 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.363 ; -; -0.778 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.386 ; -; -0.778 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.373 ; -; -0.778 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.372 ; -; -0.778 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.328 ; -; -0.777 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.373 ; -; -0.777 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.351 ; -; -0.777 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.220 ; -; -0.777 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.220 ; -; -0.777 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.220 ; -; -0.777 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.333 ; -; -0.776 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.371 ; -; -0.776 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.365 ; -; -0.776 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[0] ; clk ; clk ; 2.500 ; -0.080 ; 3.220 ; -; -0.776 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[28] ; clk ; clk ; 2.500 ; -0.075 ; 3.332 ; -; -0.776 ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.001 ; 3.408 ; -; -0.775 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.371 ; -; -0.775 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.365 ; -; -0.775 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.372 ; -; -0.775 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.370 ; -; -0.775 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_two|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.090 ; 2.359 ; -; -0.773 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.370 ; -; -0.772 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.361 ; -; -0.772 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.329 ; -; -0.772 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.329 ; -; -0.772 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.361 ; -; -0.771 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.360 ; -; -0.771 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.360 ; -; -0.770 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.371 ; -; -0.770 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.386 ; -; -0.770 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.355 ; -; -0.770 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.326 ; -; -0.770 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.359 ; -; -0.770 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.373 ; -; -0.770 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.360 ; -; -0.770 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.326 ; -; -0.770 ; vx_csr_handler|decode_csr_address[2] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.397 ; -; -0.769 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.370 ; -; -0.769 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.355 ; -; -0.769 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.370 ; -; -0.768 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.366 ; -; -0.768 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.371 ; -; -0.767 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.369 ; -; -0.767 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.361 ; -; -0.767 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.342 ; -; -0.767 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.184 ; -; -0.767 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.371 ; -; -0.766 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.316 ; -; -0.766 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.369 ; -; -0.766 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.342 ; -; -0.766 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.184 ; -; -0.765 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.354 ; -; -0.765 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.318 ; -; -0.765 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.360 ; -; -0.765 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.354 ; -; -0.765 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.039 ; 3.377 ; -; -0.765 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[25] ; clk ; clk ; 2.500 ; -0.077 ; 3.320 ; -; -0.765 ; vx_csr_handler|decode_csr_address[2] ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.389 ; -; -0.764 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.353 ; -; -0.764 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.360 ; -; -0.764 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.354 ; -; -0.764 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.349 ; -; -0.764 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.372 ; -; -0.763 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.366 ; -; -0.763 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.348 ; -; -0.763 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_address[0] ; clk ; clk ; 2.500 ; -0.121 ; 3.277 ; -; -0.763 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.337 ; -; -0.762 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.378 ; -; -0.762 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.363 ; -; -0.762 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.337 ; -; -0.762 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.359 ; -; -0.761 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.362 ; -; -0.761 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.347 ; -; -0.761 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.337 ; -; -0.761 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.362 ; -; -0.761 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.341 ; -; -0.761 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.354 ; -; -0.761 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_three|real_PC[25] ; clk (INVERTED) ; clk ; 1.500 ; -0.113 ; 2.317 ; -; -0.760 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.358 ; -; -0.760 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.312 ; -; -0.760 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.362 ; -; -0.760 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.361 ; -; -0.760 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.355 ; -; -0.760 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; clk (INVERTED) ; clk ; 1.500 ; -0.113 ; 2.317 ; -; -0.759 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.346 ; -; -0.759 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.361 ; -; -0.759 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.355 ; -; -0.759 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.348 ; -; -0.759 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.355 ; -; -0.759 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.374 ; -; -0.759 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.357 ; -; -0.758 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.308 ; -; -0.758 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.309 ; -; -0.758 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.361 ; -; -0.758 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.314 ; -; -0.758 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.360 ; -; -0.758 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[9] ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.758 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[14] ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.758 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.350 ; -; -0.758 ; vx_f_d_reg|instruction[22] ; vx_csr_handler|decode_csr_address[4] ; clk ; clk ; 2.500 ; -0.141 ; 3.264 ; -; -0.757 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.306 ; -; -0.757 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.308 ; -; -0.757 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.307 ; -; -0.757 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.353 ; -; -0.757 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.360 ; -; -0.757 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[8] ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.757 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.756 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.305 ; -; -0.756 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.342 ; -; -0.756 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.331 ; -; -0.756 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.339 ; -; -0.756 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.364 ; -; -0.756 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[16] ; clk ; clk ; 2.500 ; -0.078 ; 3.309 ; -; -0.755 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.359 ; -; -0.755 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.358 ; -; -0.755 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.340 ; -; -0.755 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.343 ; -; -0.755 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.331 ; -; -0.755 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[16] ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.755 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[17] ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.755 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[20] ; clk ; clk ; 2.500 ; -0.021 ; 3.221 ; -; -0.754 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.362 ; -; -0.754 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.362 ; -; -0.754 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.348 ; -; -0.754 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.343 ; -; -0.754 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.343 ; -; -0.754 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.355 ; -; -0.754 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.355 ; -; -0.753 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.341 ; -; -0.753 ; vx_f_d_reg|instruction[23] ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.141 ; 3.174 ; -; -0.753 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.360 ; -; -0.753 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.367 ; -; -0.753 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[17] ; clk ; clk ; 2.500 ; -0.078 ; 3.307 ; -; -0.752 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.363 ; -; -0.752 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.362 ; -; -0.752 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.360 ; -; -0.752 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.347 ; -; -0.752 ; vx_f_d_reg|instruction[4] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.224 ; -; -0.752 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.359 ; -; -0.752 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.355 ; -; -0.751 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.363 ; -; -0.751 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.338 ; -; -0.751 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.347 ; -; -0.751 ; vx_d_e_reg|b_reg_data[1] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.079 ; 3.308 ; -; -0.750 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.338 ; -; -0.750 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.348 ; -; -0.749 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.337 ; -; -0.749 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.351 ; -; -0.749 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.350 ; -; -0.749 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.343 ; -; -0.748 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.334 ; -; -0.748 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.352 ; -; -0.748 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_three|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.098 ; 2.320 ; -; -0.748 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.331 ; -; -0.747 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.349 ; -; -0.747 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.342 ; -; -0.747 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.357 ; -; -0.746 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.336 ; -; -0.746 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.336 ; -; -0.746 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.331 ; -; -0.746 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.342 ; -; -0.746 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.335 ; -; -0.746 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.342 ; -; -0.746 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.352 ; -; -0.745 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[1] ; clk ; clk ; 2.500 ; -0.082 ; 3.295 ; -; -0.744 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.295 ; -; -0.744 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.294 ; -; -0.744 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.329 ; -; -0.744 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.301 ; -; -0.744 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.301 ; -; -0.744 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.347 ; -; -0.744 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.352 ; -; -0.743 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.332 ; -; -0.743 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.292 ; -; -0.743 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.338 ; -; -0.743 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.337 ; -; -0.743 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; clk ; clk ; 2.500 ; -0.055 ; 3.340 ; -; -0.742 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.331 ; -; -0.742 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.330 ; -; -0.742 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.298 ; -; -0.742 ; vx_f_d_reg|instruction[12] ; vx_f_d_reg|curr_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.209 ; -; -0.742 ; vx_f_d_reg|instruction[12] ; vx_f_d_reg|curr_PC[7] ; clk ; clk ; 2.500 ; -0.031 ; 3.209 ; -; -0.742 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.338 ; -; -0.742 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.325 ; -; -0.742 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.349 ; -; -0.741 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.343 ; -; -0.741 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.349 ; -; -0.741 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.336 ; -; -0.741 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.344 ; -; -0.741 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.055 ; 3.338 ; -; -0.741 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.330 ; -; -0.740 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.336 ; -; -0.740 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.350 ; -; -0.740 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.338 ; -; -0.740 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.347 ; -; -0.740 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[3] ; clk ; clk ; 2.500 ; -0.066 ; 3.306 ; -; -0.740 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[2] ; clk ; clk ; 2.500 ; -0.066 ; 3.306 ; -; -0.739 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.156 ; -; -0.739 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.320 ; -; -0.739 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.125 ; 3.246 ; -; -0.739 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.338 ; -; -0.738 ; vx_csr_handler|decode_csr_address[2] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.365 ; -; -0.738 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[4] ; clk ; clk ; 2.500 ; -0.025 ; 3.197 ; -; -0.738 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.345 ; -; -0.738 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.075 ; 3.294 ; -; -0.738 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.354 ; -; -0.738 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.156 ; -; -0.738 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.338 ; -; -0.738 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.343 ; -; -0.738 ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; vx_e_m_reg|alu_result[7] ; clk ; clk ; 2.500 ; -0.083 ; 3.293 ; -; -0.737 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[24] ; clk ; clk ; 2.500 ; -0.075 ; 3.294 ; -; -0.737 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.338 ; -; -0.737 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.323 ; -; -0.737 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.290 ; -; -0.736 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.344 ; -; -0.736 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.324 ; -; -0.736 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[19] ; clk ; clk ; 2.500 ; -0.075 ; 3.292 ; -; -0.736 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.334 ; -; -0.736 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.352 ; -; -0.736 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.337 ; -; -0.736 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_one|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.346 ; -; -0.735 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.285 ; -; -0.735 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.197 ; -; -0.735 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.330 ; -; -0.735 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[31] ; clk ; clk ; 2.500 ; -0.075 ; 3.290 ; -; -0.735 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.337 ; -; -0.735 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.336 ; -; -0.735 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.321 ; -; -0.735 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.324 ; -; -0.734 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.344 ; -; -0.734 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.284 ; -; -0.734 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[10] ; clk ; clk ; 2.500 ; -0.025 ; 3.197 ; -; -0.734 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.341 ; -; -0.734 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.337 ; -; -0.734 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.332 ; -; -0.734 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.336 ; -; -0.734 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.119 ; 3.247 ; -; -0.734 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.332 ; -; -0.734 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.335 ; -; -0.734 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.351 ; -; -0.734 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.335 ; -; -0.734 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.351 ; -; -0.733 ; vx_csr_handler|decode_csr_address[2] ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.357 ; -; -0.733 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.335 ; -; -0.733 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.318 ; -; -0.733 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.329 ; -; -0.733 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.336 ; -; -0.733 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.322 ; -; -0.733 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; clk ; clk ; 2.500 ; -0.040 ; 3.325 ; -; -0.733 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.336 ; -; -0.732 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.317 ; -; -0.732 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.335 ; -; -0.732 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.284 ; -; -0.732 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.322 ; -; -0.732 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.325 ; -; -0.732 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.316 ; -; -0.732 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.330 ; -; -0.732 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.338 ; -; -0.731 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.305 ; -; -0.731 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.316 ; -; -0.731 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.334 ; -; -0.731 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.332 ; -; -0.731 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.348 ; -; -0.730 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.331 ; -; -0.730 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.286 ; -; -0.730 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.330 ; -; -0.730 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.326 ; -; -0.730 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.332 ; -; -0.730 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.343 ; -; -0.730 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; clk ; clk ; 2.500 ; -0.037 ; 3.326 ; -; -0.730 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.342 ; -; -0.729 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.286 ; -; -0.729 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.285 ; -; -0.729 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.309 ; -; -0.729 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.322 ; -; -0.729 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.314 ; -; -0.729 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.332 ; -; -0.729 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.317 ; -; -0.729 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.331 ; -; -0.729 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.330 ; -; -0.729 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.330 ; -; -0.729 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.335 ; -; -0.728 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.283 ; -; -0.728 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.285 ; -; -0.728 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.284 ; -; -0.728 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.336 ; -; -0.728 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.324 ; -; -0.728 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.280 ; -; -0.728 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.347 ; -; -0.728 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.032 ; 3.348 ; -; -0.727 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.342 ; -; -0.727 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.323 ; -; -0.727 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.282 ; -; -0.727 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.314 ; -; -0.727 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.324 ; -; -0.727 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; clk ; clk ; 2.500 ; -0.051 ; 3.327 ; -; -0.726 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.334 ; -; -0.726 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.318 ; -; -0.726 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.283 ; -; -0.726 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.283 ; -; -0.726 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.333 ; -; -0.726 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.334 ; -; -0.725 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.312 ; -; -0.725 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.341 ; -; -0.725 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.326 ; -; -0.725 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.314 ; -; -0.725 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; clk ; clk ; 2.500 ; -0.042 ; 3.314 ; -; -0.724 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.335 ; -; -0.724 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.334 ; -; -0.724 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.307 ; -; -0.724 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.309 ; -; -0.724 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.328 ; -; -0.724 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.310 ; -; -0.724 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.325 ; -; -0.724 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.310 ; -; -0.724 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.312 ; -; -0.724 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.280 ; -; -0.724 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.056 ; 3.299 ; -; -0.724 ; vx_f_d_reg|instruction[12] ; vx_f_d_reg|curr_PC[1] ; clk ; clk ; 2.500 ; -0.028 ; 3.194 ; -; -0.724 ; vx_f_d_reg|instruction[12] ; vx_f_d_reg|curr_PC[0] ; clk ; clk ; 2.500 ; -0.028 ; 3.194 ; -; -0.724 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.332 ; -; -0.724 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.313 ; -; -0.724 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.324 ; -; -0.724 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.340 ; -; -0.724 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.315 ; -; -0.723 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.335 ; -; -0.723 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.333 ; -; -0.723 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.297 ; -; -0.723 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.318 ; -; -0.723 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.321 ; -; -0.723 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.331 ; -; -0.723 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.274 ; -; -0.723 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.325 ; -; -0.723 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.299 ; -; -0.723 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.312 ; -; -0.723 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.074 ; 3.318 ; -; -0.723 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; clk ; clk ; 2.500 ; -0.050 ; 3.308 ; -; -0.723 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[2] ; clk ; clk ; 2.500 ; -0.077 ; 3.169 ; -; -0.723 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.324 ; -; -0.723 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|a_reg_data[5] ; clk ; clk ; 2.500 ; -0.077 ; 3.169 ; -; -0.723 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.315 ; -; -0.722 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.323 ; -; -0.722 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.320 ; -; -0.722 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.323 ; -; -0.722 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.308 ; -; -0.722 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.324 ; -; -0.722 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.318 ; -; -0.722 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[11] ; clk ; clk ; 2.500 ; -0.089 ; 3.116 ; -; -0.722 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[1] ; clk ; clk ; 2.500 ; -0.089 ; 3.116 ; -; -0.722 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; clk ; clk ; 2.500 ; -0.089 ; 3.116 ; -; -0.722 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.074 ; 3.317 ; -; -0.722 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.337 ; -; -0.721 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.315 ; -; -0.721 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.271 ; -; -0.721 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.335 ; -; -0.721 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.314 ; -; -0.721 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.301 ; -; -0.721 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.324 ; -; -0.721 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.138 ; -; -0.721 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.322 ; -; -0.721 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.058 ; 3.300 ; -; -0.721 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|rs1[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.287 ; -; -0.720 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.310 ; -; -0.720 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.310 ; -; -0.720 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.271 ; -; -0.720 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.270 ; -; -0.720 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.323 ; -; -0.720 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.314 ; -; -0.720 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.305 ; -; -0.720 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.138 ; -; -0.720 ; vx_f_d_reg|instruction[5] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.192 ; -; -0.720 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.286 ; -; -0.720 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_address[4] ; clk ; clk ; 2.500 ; -0.122 ; 3.234 ; -; -0.719 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.268 ; -; -0.719 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.329 ; -; -0.719 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.334 ; -; -0.719 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.315 ; -; -0.719 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.272 ; -; -0.719 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[10] ; clk ; clk ; 2.500 ; -0.089 ; 3.116 ; -; -0.719 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[3] ; clk ; clk ; 2.500 ; -0.089 ; 3.116 ; -; -0.719 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.320 ; -; -0.719 ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.087 ; 3.268 ; -; -0.719 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[29] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.718 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.316 ; -; -0.718 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.310 ; -; -0.718 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.303 ; -; -0.718 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.321 ; -; -0.718 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.306 ; -; -0.718 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[27] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.718 ; vx_d_e_reg|a_reg_data[9] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.082 ; 3.272 ; -; -0.717 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.319 ; -; -0.717 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.325 ; -; -0.717 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[26] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.716 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.299 ; -; -0.716 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.320 ; -; -0.716 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.273 ; -; -0.716 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.273 ; -; -0.716 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.159 ; -; -0.716 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.159 ; -; -0.716 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.159 ; -; -0.716 ; vx_f_d_reg|instruction[14] ; vx_f_d_reg|curr_PC[7] ; clk ; clk ; 2.500 ; -0.031 ; 3.183 ; -; -0.716 ; vx_f_d_reg|instruction[14] ; vx_f_d_reg|curr_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.183 ; -; -0.716 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.324 ; -; -0.716 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.074 ; 3.311 ; -; -0.716 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.295 ; -; -0.715 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[28] ; clk ; clk ; 2.500 ; -0.075 ; 3.271 ; -; -0.715 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.317 ; -; -0.715 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.300 ; -; -0.715 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[0] ; clk ; clk ; 2.500 ; -0.080 ; 3.159 ; -; -0.715 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.074 ; 3.310 ; -; -0.715 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.321 ; -; -0.715 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.290 ; -; -0.715 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_address[2] ; clk ; clk ; 2.500 ; -0.122 ; 3.229 ; -; -0.715 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.312 ; -; -0.714 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.320 ; -; -0.714 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.315 ; -; -0.714 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.312 ; -; -0.714 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.301 ; -; -0.714 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.266 ; -; -0.714 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.270 ; -; -0.714 ; vx_csr_handler|decode_csr_address[1] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.013 ; 3.338 ; -; -0.714 ; vx_csr_handler|decode_csr_address[0]~DUPLICATE ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.013 ; 3.338 ; -; -0.714 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.303 ; -; -0.714 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; clk ; clk ; 2.500 ; -0.030 ; 3.320 ; -; -0.713 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.303 ; -; -0.713 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.303 ; -; -0.713 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.327 ; -; -0.713 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.312 ; -; -0.713 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[30] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.712 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.301 ; -; -0.712 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.300 ; -; -0.712 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.315 ; -; -0.712 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.319 ; -; -0.712 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.269 ; -; -0.712 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.268 ; -; -0.712 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.328 ; -; -0.712 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.268 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[22] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[23] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[24] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[28] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.295 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[31] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.712 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.309 ; -; -0.711 ; vx_d_e_reg|rd[3] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.312 ; -; -0.711 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.300 ; -; -0.711 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.308 ; -; -0.711 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.306 ; -; -0.711 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.297 ; -; -0.711 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.266 ; -; -0.711 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.312 ; -; -0.711 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.297 ; -; -0.711 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; clk ; clk ; 2.500 ; -0.043 ; 3.305 ; -; -0.711 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.128 ; -; -0.711 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.321 ; -; -0.711 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.306 ; -; -0.711 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.295 ; -; -0.711 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[25] ; clk ; clk ; 2.500 ; -0.063 ; 3.140 ; -; -0.711 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.314 ; -; -0.711 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.313 ; -; -0.711 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; clk ; clk ; 2.500 ; -0.082 ; 3.249 ; -; -0.711 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; clk ; clk ; 2.500 ; -0.045 ; 3.299 ; -; -0.710 ; vx_f_d_reg|instruction[5] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.311 ; -; -0.710 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[4] ; clk ; clk ; 2.500 ; -0.025 ; 3.169 ; -; -0.710 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.293 ; -; -0.710 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.317 ; -; -0.710 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.308 ; -; -0.710 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.075 ; 3.266 ; -; -0.710 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.308 ; -; -0.710 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.128 ; -; -0.710 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.306 ; -; -0.709 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.304 ; -; -0.709 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[24] ; clk ; clk ; 2.500 ; -0.075 ; 3.266 ; -; -0.709 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.311 ; -; -0.709 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.294 ; -; -0.709 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; clk ; clk ; 2.500 ; -0.057 ; 3.304 ; -; -0.709 ; vx_f_d_reg|instruction[3] ; vx_f_d_reg|curr_PC[7] ; clk ; clk ; 2.500 ; -0.031 ; 3.176 ; -; -0.709 ; vx_f_d_reg|instruction[3] ; vx_f_d_reg|curr_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.176 ; -; -0.709 ; vx_d_e_reg|rd[4] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.181 ; -; -0.709 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; clk ; clk ; 2.500 ; -0.044 ; 3.302 ; -; -0.709 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.302 ; -; -0.709 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.310 ; -; -0.708 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.306 ; -; -0.708 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[19] ; clk ; clk ; 2.500 ; -0.075 ; 3.264 ; -; -0.708 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.311 ; -; -0.708 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.057 ; 3.304 ; -; -0.708 ; vx_f_d_reg|instruction[23] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.020 ; 3.186 ; -; -0.708 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.308 ; -; -0.708 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.321 ; -; -0.708 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.298 ; -; -0.708 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[14] ; clk ; clk ; 2.500 ; -0.078 ; 3.261 ; -; -0.707 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.169 ; -; -0.707 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[31] ; clk ; clk ; 2.500 ; -0.075 ; 3.262 ; -; -0.707 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.323 ; -; -0.707 ; vx_f_d_reg|instruction[1] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.179 ; -; -0.707 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.306 ; -; -0.707 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.303 ; -; -0.706 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.262 ; -; -0.706 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.318 ; -; -0.706 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.317 ; -; -0.706 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[10] ; clk ; clk ; 2.500 ; -0.025 ; 3.169 ; -; -0.706 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.311 ; -; -0.706 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.314 ; -; -0.706 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.312 ; -; -0.706 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_address[0] ; clk ; clk ; 2.500 ; -0.121 ; 3.220 ; -; -0.706 ; vx_csr_handler|decode_csr_address[3] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.333 ; -; -0.706 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.307 ; -; -0.706 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.292 ; -; -0.706 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.306 ; -; -0.706 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.323 ; -; -0.706 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_one|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.093 ; 2.283 ; -; -0.706 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_two|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.093 ; 2.282 ; -; -0.705 ; vx_d_e_reg|rd[3] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.309 ; -; -0.705 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.317 ; -; -0.705 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.261 ; -; -0.705 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.262 ; -; -0.705 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.261 ; -; -0.705 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.290 ; -; -0.705 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.308 ; -; -0.705 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.303 ; -; -0.705 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.295 ; -; -0.705 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[5] ; clk ; clk ; 2.500 ; -0.029 ; 3.162 ; -; -0.705 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[7] ; clk ; clk ; 2.500 ; -0.029 ; 3.162 ; -; -0.705 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[11] ; clk ; clk ; 2.500 ; -0.024 ; 3.168 ; -; -0.705 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; vx_fetch|VX_Warp_one|real_PC[0] ; clk (INVERTED) ; clk ; 1.500 ; -0.110 ; 2.227 ; -; -0.705 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.307 ; -; -0.704 ; vx_f_d_reg|instruction[5] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.308 ; -; -0.704 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[25] ; clk ; clk ; 2.500 ; -0.077 ; 3.259 ; -; -0.704 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.306 ; -; -0.704 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.259 ; -; -0.704 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.306 ; -; -0.704 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; clk ; clk ; 2.500 ; -0.046 ; 3.293 ; -; -0.704 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.162 ; -; -0.703 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.311 ; -; -0.703 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.300 ; -; -0.703 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.306 ; -; -0.703 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; clk ; clk ; 2.500 ; -0.057 ; 3.292 ; -; -0.703 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[6] ; clk ; clk ; 2.500 ; -0.029 ; 3.162 ; -; -0.703 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.305 ; -; -0.703 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.309 ; -; -0.702 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.309 ; -; -0.702 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.285 ; -; -0.702 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.258 ; -; -0.702 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.300 ; -; -0.702 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.319 ; -; -0.702 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.303 ; -; -0.702 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.319 ; -; -0.702 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.298 ; -; -0.702 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.259 ; -; -0.702 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.258 ; -; -0.702 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.308 ; -; -0.702 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_address[5] ; clk ; clk ; 2.500 ; -0.116 ; 3.220 ; -; -0.702 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_one|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.095 ; 2.278 ; -; -0.701 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.304 ; -; -0.701 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.284 ; -; -0.701 ; vx_csr_handler|decode_csr_address[3] ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.325 ; -; -0.701 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.288 ; -; -0.701 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.317 ; -; -0.701 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.304 ; -; -0.701 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.256 ; -; -0.701 ; vx_f_d_reg|instruction[22] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.020 ; 3.179 ; -; -0.701 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.305 ; -; -0.701 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; clk ; clk ; 2.500 ; -0.034 ; 3.300 ; -; -0.701 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.290 ; -; -0.701 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.296 ; -; -0.701 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[26] ; clk ; clk ; 2.500 ; -0.082 ; 3.249 ; -; -0.701 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_two|real_PC[25] ; clk (INVERTED) ; clk ; 1.500 ; -0.107 ; 2.262 ; -; -0.701 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.297 ; -; -0.700 ; vx_d_e_reg|a_reg_data[9] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.082 ; 3.254 ; -; -0.700 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.308 ; -; -0.700 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.284 ; -; -0.700 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.293 ; -; -0.700 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.307 ; -; -0.700 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.298 ; -; -0.700 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.285 ; -; -0.700 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.285 ; -; -0.700 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.303 ; -; -0.700 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.301 ; -; -0.700 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.286 ; -; -0.700 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.306 ; -; -0.700 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.307 ; -; -0.699 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.273 ; -; -0.699 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.297 ; -; -0.699 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.316 ; -; -0.699 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.298 ; -; -0.698 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.308 ; -; -0.698 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.298 ; -; -0.698 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.294 ; -; -0.698 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.311 ; -; -0.698 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.310 ; -; -0.698 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.300 ; -; -0.698 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.303 ; -; -0.698 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.306 ; -; -0.698 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.283 ; -; -0.698 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.299 ; -; -0.698 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.293 ; -; -0.698 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.284 ; -; -0.698 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.300 ; -; -0.698 ; vx_f_d_reg|instruction[14] ; vx_f_d_reg|curr_PC[0] ; clk ; clk ; 2.500 ; -0.028 ; 3.168 ; -; -0.698 ; vx_f_d_reg|instruction[14] ; vx_f_d_reg|curr_PC[1] ; clk ; clk ; 2.500 ; -0.028 ; 3.168 ; -; -0.698 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.298 ; -; -0.698 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.287 ; -; -0.698 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.300 ; -; -0.697 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.254 ; -; -0.697 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.253 ; -; -0.697 ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.087 ; 3.246 ; -; -0.697 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.308 ; -; -0.697 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.247 ; -; -0.697 ; vx_f_d_reg|instruction[1] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.298 ; -; -0.697 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[14] ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.697 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[9] ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.697 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.298 ; -; -0.697 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.307 ; -; -0.697 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.290 ; -; -0.697 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.277 ; -; -0.697 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.271 ; -; -0.697 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.291 ; -; -0.697 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.300 ; -; -0.697 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.303 ; -; -0.697 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.298 ; -; -0.697 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.303 ; -; -0.697 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; vx_fetch|VX_Warp_two|real_PC[0] ; clk (INVERTED) ; clk ; 1.500 ; -0.110 ; 2.219 ; -; -0.696 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.251 ; -; -0.696 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.696 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[8] ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.696 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.315 ; -; -0.696 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.032 ; 3.316 ; -; -0.696 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.297 ; -; -0.696 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.283 ; -; -0.696 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.297 ; -; -0.696 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[13] ; clk ; clk ; 2.500 ; -0.024 ; 3.168 ; -; -0.696 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.298 ; -; -0.695 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.302 ; -; -0.695 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; clk ; clk ; 2.500 ; -0.051 ; 3.295 ; -; -0.695 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.293 ; -; -0.695 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[16] ; clk ; clk ; 2.500 ; -0.078 ; 3.248 ; -; -0.695 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.310 ; -; -0.695 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.291 ; -; -0.695 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.288 ; -; -0.695 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.275 ; -; -0.695 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.292 ; -; -0.695 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.296 ; -; -0.695 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[19] ; clk ; clk ; 2.500 ; -0.024 ; 3.168 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[16] ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[17] ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[20] ; clk ; clk ; 2.500 ; -0.021 ; 3.160 ; -; -0.694 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.302 ; -; -0.694 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.286 ; -; -0.694 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.279 ; -; -0.694 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.297 ; -; -0.694 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; clk ; clk ; 2.500 ; -0.089 ; 3.088 ; -; -0.694 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[1] ; clk ; clk ; 2.500 ; -0.089 ; 3.088 ; -; -0.694 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[11] ; clk ; clk ; 2.500 ; -0.089 ; 3.088 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.311 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.295 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.311 ; -; -0.694 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.292 ; -; -0.693 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.282 ; -; -0.693 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; clk ; clk ; 2.500 ; -0.042 ; 3.282 ; -; -0.693 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.296 ; -; -0.693 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.276 ; -; -0.693 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.300 ; -; -0.693 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.308 ; -; -0.693 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.289 ; -; -0.693 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.279 ; -; -0.693 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.294 ; -; -0.693 ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; vx_e_m_reg|alu_result[7] ; clk ; clk ; 2.500 ; -0.083 ; 3.248 ; -; -0.693 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.047 ; 3.278 ; -; -0.693 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; vx_fetch|VX_Warp_three|real_PC[0] ; clk (INVERTED) ; clk ; 1.500 ; -0.110 ; 2.214 ; -; -0.692 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[4] ; clk ; clk ; 2.500 ; -0.025 ; 3.151 ; -; -0.692 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.283 ; -; -0.692 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.308 ; -; -0.692 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; clk ; clk ; 2.500 ; -0.037 ; 3.288 ; -; -0.692 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.276 ; -; -0.692 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.285 ; -; -0.692 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.299 ; -; -0.692 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[17] ; clk ; clk ; 2.500 ; -0.078 ; 3.246 ; -; -0.692 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.275 ; -; -0.692 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.284 ; -; -0.692 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.296 ; -; -0.692 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.075 ; 3.248 ; -; -0.692 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.249 ; -; -0.692 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.248 ; -; -0.692 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.298 ; -; -0.692 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.300 ; -; -0.692 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.277 ; -; -0.692 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.284 ; -; -0.691 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.281 ; -; -0.691 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.281 ; -; -0.691 ; vx_f_d_reg|instruction[1] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.295 ; -; -0.691 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.292 ; -; -0.691 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.283 ; -; -0.691 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; clk ; clk ; 2.500 ; -0.050 ; 3.276 ; -; -0.691 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.293 ; -; -0.691 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[24] ; clk ; clk ; 2.500 ; -0.075 ; 3.248 ; -; -0.691 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.246 ; -; -0.691 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; clk ; clk ; 2.500 ; -0.049 ; 3.293 ; -; -0.691 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[10] ; clk ; clk ; 2.500 ; -0.089 ; 3.088 ; -; -0.691 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[3] ; clk ; clk ; 2.500 ; -0.089 ; 3.088 ; -; -0.691 ; vx_f_d_reg|instruction[3] ; vx_f_d_reg|curr_PC[0] ; clk ; clk ; 2.500 ; -0.028 ; 3.161 ; -; -0.691 ; vx_f_d_reg|instruction[3] ; vx_f_d_reg|curr_PC[1] ; clk ; clk ; 2.500 ; -0.028 ; 3.161 ; -; -0.691 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.308 ; -; -0.691 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[21] ; clk ; clk ; 2.500 ; -0.023 ; 3.152 ; -; -0.691 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[3] ; clk ; clk ; 2.500 ; -0.023 ; 3.152 ; -; -0.691 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.292 ; -; -0.691 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.305 ; -; -0.691 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.297 ; -; -0.691 ; vx_d_e_reg|a_reg_data[0] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.082 ; 3.245 ; -; -0.690 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.305 ; -; -0.690 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.302 ; -; -0.690 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.303 ; -; -0.690 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.292 ; -; -0.690 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.290 ; -; -0.690 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.286 ; -; -0.690 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.291 ; -; -0.690 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.273 ; -; -0.690 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.288 ; -; -0.690 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.294 ; -; -0.690 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.246 ; -; -0.690 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[19] ; clk ; clk ; 2.500 ; -0.075 ; 3.246 ; -; -0.690 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.277 ; -; -0.690 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.039 ; 3.286 ; -; -0.690 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.247 ; -; -0.690 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.247 ; -; -0.690 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.298 ; -; -0.690 ; vx_csr_handler|decode_csr_address[1] ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; 0.005 ; 3.329 ; -; -0.690 ; vx_csr_handler|decode_csr_address[0]~DUPLICATE ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; 0.005 ; 3.329 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.285 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.274 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.030 ; 3.294 ; -; -0.690 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_three|real_PC[25] ; clk (INVERTED) ; clk ; 1.500 ; -0.113 ; 2.246 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[31] ; clk ; clk ; 2.500 ; -0.023 ; 3.165 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[28] ; clk ; clk ; 2.500 ; -0.023 ; 3.165 ; -; -0.690 ; vx_d_e_reg|b_reg_data[1] ; vx_e_m_reg|alu_result[5] ; clk ; clk ; 2.500 ; -0.079 ; 3.247 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.274 ; -; -0.690 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.310 ; -; -0.689 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.283 ; -; -0.689 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.151 ; -; -0.689 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.058 ; 3.268 ; -; -0.689 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.290 ; -; -0.689 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.291 ; -; -0.689 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.270 ; -; -0.689 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.303 ; -; -0.689 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[31] ; clk ; clk ; 2.500 ; -0.075 ; 3.244 ; -; -0.689 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.295 ; -; -0.689 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[15] ; clk ; clk ; 2.500 ; -0.023 ; 3.152 ; -; -0.689 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; clk ; clk ; 2.500 ; -0.030 ; 3.294 ; -; -0.689 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; clk (INVERTED) ; clk ; 1.500 ; -0.113 ; 2.246 ; -; -0.689 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.283 ; -; -0.688 ; vx_f_d_reg|instruction[0] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.239 ; -; -0.688 ; vx_f_d_reg|instruction[0] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.238 ; -; -0.688 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[10] ; clk ; clk ; 2.500 ; -0.025 ; 3.151 ; -; -0.688 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.286 ; -; -0.688 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.032 ; 3.308 ; -; -0.688 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.307 ; -; -0.688 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.291 ; -; -0.688 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.289 ; -; -0.688 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[28] ; clk ; clk ; 2.500 ; -0.075 ; 3.243 ; -; -0.688 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.244 ; -; -0.688 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.131 ; -; -0.688 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.131 ; -; -0.688 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.131 ; -; -0.688 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.312 ; -; -0.687 ; vx_f_d_reg|instruction[0] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.236 ; -; -0.687 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.288 ; -; -0.687 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; clk ; clk ; 2.500 ; -0.051 ; 3.287 ; -; -0.687 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.285 ; -; -0.687 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.301 ; -; -0.687 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.272 ; -; -0.687 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.273 ; -; -0.687 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|a_reg_data[0] ; clk ; clk ; 2.500 ; -0.080 ; 3.131 ; -; -0.687 ; vx_f_d_reg|instruction[13] ; vx_f_d_reg|curr_PC[7] ; clk ; clk ; 2.500 ; -0.031 ; 3.154 ; -; -0.687 ; vx_f_d_reg|instruction[13] ; vx_f_d_reg|curr_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.154 ; -; -0.687 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.284 ; -; -0.687 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[18] ; clk ; clk ; 2.500 ; -0.023 ; 3.152 ; -; -0.687 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; clk ; clk ; 2.500 ; -0.041 ; 3.278 ; -; -0.687 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.278 ; -; -0.687 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[2] ; clk ; clk ; 2.500 ; -0.023 ; 3.152 ; -; -0.687 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.239 ; -; -0.686 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.294 ; -; -0.686 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.284 ; -; -0.686 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.289 ; -; -0.686 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.260 ; -; -0.686 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.288 ; -; -0.686 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.047 ; 3.274 ; -; -0.686 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; clk ; clk ; 2.500 ; -0.076 ; 3.242 ; -; -0.686 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.276 ; -; -0.686 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.281 ; -; -0.686 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.113 ; 3.244 ; -; -0.685 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; clk ; clk ; 2.500 ; -0.042 ; 3.274 ; -; -0.685 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.274 ; -; -0.685 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.286 ; -; -0.685 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.280 ; -; -0.685 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.293 ; -; -0.685 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.102 ; -; -0.685 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; clk ; clk ; 2.500 ; -0.048 ; 3.269 ; -; -0.685 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|warp_num[4] ; clk ; clk ; 2.500 ; -0.080 ; 3.240 ; -; -0.685 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.292 ; -; -0.684 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.263 ; -; -0.684 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.275 ; -; -0.684 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.300 ; -; -0.684 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; clk ; clk ; 2.500 ; -0.037 ; 3.280 ; -; -0.684 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[1] ; clk ; clk ; 2.500 ; -0.082 ; 3.234 ; -; -0.684 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.282 ; -; -0.684 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.277 ; -; -0.684 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.264 ; -; -0.684 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.278 ; -; -0.684 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.102 ; -; -0.684 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.285 ; -; -0.684 ; vx_f_d_reg|instruction[24] ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.126 ; 3.120 ; -; -0.684 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.275 ; -; -0.684 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.286 ; -; -0.684 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.285 ; -; -0.683 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.234 ; -; -0.683 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.233 ; -; -0.683 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.289 ; -; -0.683 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.258 ; -; -0.683 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.284 ; -; -0.683 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.275 ; -; -0.683 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; clk ; clk ; 2.500 ; -0.050 ; 3.268 ; -; -0.683 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.236 ; -; -0.683 ; vx_f_d_reg|instruction[6] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.155 ; -; -0.683 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.280 ; -; -0.683 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.285 ; -; -0.683 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; clk ; clk ; 2.500 ; -0.031 ; 3.289 ; -; -0.682 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.231 ; -; -0.682 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[4] ; clk ; clk ; 2.500 ; -0.025 ; 3.161 ; -; -0.682 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.297 ; -; -0.682 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; clk ; clk ; 2.500 ; -0.040 ; 3.274 ; -; -0.682 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.125 ; 3.189 ; -; -0.682 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.288 ; -; -0.682 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.297 ; -; -0.682 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.278 ; -; -0.682 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.238 ; -; -0.682 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.075 ; 3.238 ; -; -0.682 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.296 ; -; -0.682 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.273 ; -; -0.682 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.233 ; -; -0.682 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_three|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.291 ; -; -0.682 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.284 ; -; -0.682 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.049 ; 3.285 ; -; -0.681 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.270 ; -; -0.681 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.288 ; -; -0.681 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.161 ; -; -0.681 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.058 ; 3.260 ; -; -0.681 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.283 ; -; -0.681 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.262 ; -; -0.681 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.273 ; -; -0.681 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[28] ; clk ; clk ; 2.500 ; -0.075 ; 3.236 ; -; -0.681 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[24] ; clk ; clk ; 2.500 ; -0.075 ; 3.238 ; -; -0.681 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.280 ; -; -0.681 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.113 ; 3.238 ; -; -0.681 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.045 ; 3.273 ; -; -0.681 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.262 ; -; -0.680 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.269 ; -; -0.680 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.290 ; -; -0.680 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.269 ; -; -0.680 ; vx_f_d_reg|instruction[0] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.268 ; -; -0.680 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[10] ; clk ; clk ; 2.500 ; -0.025 ; 3.161 ; -; -0.680 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.263 ; -; -0.680 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; clk ; clk ; 2.500 ; -0.030 ; 3.286 ; -; -0.680 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.286 ; -; -0.680 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_address[0] ; clk ; clk ; 2.500 ; -0.121 ; 3.194 ; -; -0.680 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.275 ; -; -0.680 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.282 ; -; -0.680 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[19] ; clk ; clk ; 2.500 ; -0.075 ; 3.236 ; -; -0.680 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.277 ; -; -0.680 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.019 ; 3.296 ; -; -0.680 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|b_reg_data[15] ; clk ; clk ; 2.500 ; -0.080 ; 3.240 ; -; -0.680 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.073 ; 3.090 ; -; -0.679 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.268 ; -; -0.679 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.282 ; -; -0.679 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.281 ; -; -0.679 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.280 ; -; -0.679 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.279 ; -; -0.679 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.276 ; -; -0.679 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[3] ; clk ; clk ; 2.500 ; -0.066 ; 3.245 ; -; -0.679 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[2] ; clk ; clk ; 2.500 ; -0.066 ; 3.245 ; -; -0.679 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.262 ; -; -0.679 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.283 ; -; -0.679 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[31] ; clk ; clk ; 2.500 ; -0.075 ; 3.234 ; -; -0.679 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.287 ; -; -0.679 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.235 ; -; -0.679 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.282 ; -; -0.679 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.113 ; 3.237 ; -; -0.679 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.073 ; 3.090 ; -; -0.679 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; clk ; clk ; 2.500 ; -0.029 ; 3.287 ; -; -0.679 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.277 ; -; -0.678 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.285 ; -; -0.678 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.261 ; -; -0.678 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.288 ; -; -0.678 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.119 ; 3.230 ; -; -0.678 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.274 ; -; -0.678 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.282 ; -; -0.678 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|rs1[2] ; clk ; clk ; 2.500 ; -0.084 ; 3.226 ; -; -0.678 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.285 ; -; -0.678 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.282 ; -; -0.678 ; vx_csr_handler|decode_csr_address[7] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.031 ; 3.284 ; -; -0.677 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.284 ; -; -0.677 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.275 ; -; -0.677 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; clk ; clk ; 2.500 ; -0.044 ; 3.270 ; -; -0.677 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.270 ; -; -0.677 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.266 ; -; -0.677 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.278 ; -; -0.677 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.274 ; -; -0.677 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.262 ; -; -0.677 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.284 ; -; -0.677 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.053 ; 3.256 ; -; -0.677 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; clk ; clk ; 2.500 ; -0.033 ; 3.278 ; -; -0.677 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; clk ; clk ; 2.500 ; -0.029 ; 3.283 ; -; -0.676 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.266 ; -; -0.676 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.289 ; -; -0.676 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.277 ; -; -0.676 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.255 ; -; -0.676 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.274 ; -; -0.676 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.283 ; -; -0.676 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.259 ; -; -0.676 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.290 ; -; -0.676 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[25] ; clk ; clk ; 2.500 ; -0.077 ; 3.231 ; -; -0.676 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.232 ; -; -0.676 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; clk ; clk ; 2.500 ; -0.089 ; 3.070 ; -; -0.676 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[1] ; clk ; clk ; 2.500 ; -0.089 ; 3.070 ; -; -0.676 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[11] ; clk ; clk ; 2.500 ; -0.089 ; 3.070 ; -; -0.676 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.272 ; -; -0.675 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.263 ; -; -0.675 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_one|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.285 ; -; -0.675 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.283 ; -; -0.675 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.281 ; -; -0.675 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.250 ; -; -0.675 ; vx_d_e_reg|b_reg_data[28] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.087 ; 3.224 ; -; -0.675 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.278 ; -; -0.675 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.272 ; -; -0.675 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.274 ; -; -0.675 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; clk ; clk ; 2.500 ; -0.026 ; 3.295 ; -; -0.675 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; clk ; clk ; 2.500 ; -0.026 ; 3.295 ; -; -0.674 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.230 ; -; -0.674 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.281 ; -; -0.674 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.275 ; -; -0.674 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.274 ; -; -0.674 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.279 ; -; -0.674 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.272 ; -; -0.674 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.282 ; -; -0.674 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.259 ; -; -0.674 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.269 ; -; -0.674 ; vx_csr_handler|decode_csr_address[5]~DUPLICATE ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.001 ; 3.309 ; -; -0.674 ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; vx_e_m_reg|alu_result[7] ; clk ; clk ; 2.500 ; -0.083 ; 3.229 ; -; -0.674 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.274 ; -; -0.674 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.264 ; -; -0.674 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.113 ; 3.231 ; -; -0.674 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.265 ; -; -0.673 ; vx_f_d_reg|instruction[6] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.274 ; -; -0.673 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.275 ; -; -0.673 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.263 ; -; -0.673 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.271 ; -; -0.673 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_address[0] ; clk ; clk ; 2.500 ; -0.121 ; 3.187 ; -; -0.673 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.247 ; -; -0.673 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[3] ; clk ; clk ; 2.500 ; -0.089 ; 3.070 ; -; -0.673 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[10] ; clk ; clk ; 2.500 ; -0.089 ; 3.070 ; -; -0.673 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.272 ; -; -0.673 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.272 ; -; -0.672 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; clk ; clk ; 2.500 ; -0.046 ; 3.261 ; -; -0.672 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.255 ; -; -0.672 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; clk ; clk ; 2.500 ; -0.030 ; 3.278 ; -; -0.672 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; clk ; clk ; 2.500 ; -0.040 ; 3.264 ; -; -0.672 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.277 ; -; -0.672 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.280 ; -; -0.672 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.273 ; -; -0.672 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.269 ; -; -0.672 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.272 ; -; -0.672 ; vx_f_d_reg|instruction[24] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.104 ; 3.200 ; -; -0.672 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.262 ; -; -0.672 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.262 ; -; -0.672 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.069 ; 3.235 ; -; -0.672 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.295 ; -; -0.672 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.069 ; 3.235 ; -; -0.672 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_one|real_PC[25] ; clk (INVERTED) ; clk ; 1.500 ; -0.108 ; 2.233 ; -; -0.672 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.295 ; -; -0.671 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.273 ; -; -0.671 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.273 ; -; -0.671 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.274 ; -; -0.671 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.671 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.264 ; -; -0.671 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.251 ; -; -0.671 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.272 ; -; -0.671 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.074 ; 3.267 ; -; -0.671 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.074 ; 3.267 ; -; -0.671 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.255 ; -; -0.671 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.273 ; -; -0.671 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24] ; clk ; clk ; 2.500 ; -0.034 ; 3.274 ; -; -0.671 ; vx_d_e_reg|b_reg_data[1] ; vx_e_m_reg|alu_result[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.190 ; -; -0.671 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.268 ; -; -0.671 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.273 ; -; -0.670 ; vx_csr_handler|decode_csr_address[3] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.297 ; -; -0.670 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.281 ; -; -0.670 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.113 ; -; -0.670 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.113 ; -; -0.670 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.113 ; -; -0.670 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.287 ; -; -0.670 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.670 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.287 ; -; -0.670 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.268 ; -; -0.670 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.262 ; -; -0.670 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.069 ; 3.232 ; -; -0.670 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25] ; clk ; clk ; 2.500 ; -0.032 ; 3.290 ; -; -0.669 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.281 ; -; -0.669 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[14] ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.669 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[9] ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.669 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.258 ; -; -0.669 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.265 ; -; -0.669 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.258 ; -; -0.669 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.264 ; -; -0.669 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.262 ; -; -0.669 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; clk ; clk ; 2.500 ; -0.044 ; 3.262 ; -; -0.669 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.272 ; -; -0.669 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.275 ; -; -0.669 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.252 ; -; -0.669 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.284 ; -; -0.669 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.265 ; -; -0.669 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.254 ; -; -0.669 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[28] ; clk ; clk ; 2.500 ; -0.075 ; 3.225 ; -; -0.669 ; vx_csr_handler|decode_csr_address[5]~DUPLICATE ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.001 ; 3.301 ; -; -0.669 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.225 ; -; -0.669 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.029 ; 3.285 ; -; -0.669 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|a_reg_data[0] ; clk ; clk ; 2.500 ; -0.080 ; 3.113 ; -; -0.669 ; vx_f_d_reg|instruction[13] ; vx_f_d_reg|curr_PC[0] ; clk ; clk ; 2.500 ; -0.028 ; 3.139 ; -; -0.669 ; vx_f_d_reg|instruction[13] ; vx_f_d_reg|curr_PC[1] ; clk ; clk ; 2.500 ; -0.028 ; 3.139 ; -; -0.669 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.283 ; -; -0.669 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.270 ; -; -0.668 ; vx_d_e_reg|b_reg_data[4] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.083 ; 3.221 ; -; -0.668 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.668 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[8] ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.668 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.282 ; -; -0.668 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.275 ; -; -0.668 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.274 ; -; -0.668 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.264 ; -; -0.668 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.258 ; -; -0.668 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.281 ; -; -0.668 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.269 ; -; -0.668 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.252 ; -; -0.668 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.261 ; -; -0.668 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.275 ; -; -0.668 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.260 ; -; -0.668 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.242 ; -; -0.668 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.269 ; -; -0.668 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.049 ; 3.254 ; -; -0.668 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.274 ; -; -0.668 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.285 ; -; -0.668 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.269 ; -; -0.668 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.285 ; -; -0.668 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.266 ; -; -0.668 ; vx_f_d_reg|instruction[23] ; vx_csr_handler|decode_csr_address[4] ; clk ; clk ; 2.500 ; -0.141 ; 3.174 ; -; -0.668 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13] ; clk ; clk ; 2.500 ; -0.046 ; 3.268 ; -; -0.668 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.292 ; -; -0.668 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[22] ; vx_fetch|VX_Warp_three|real_PC[22] ; clk (INVERTED) ; clk ; 1.500 ; -0.101 ; 2.237 ; -; -0.667 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.268 ; -; -0.667 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.256 ; -; -0.667 ; vx_f_d_reg|instruction[6] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.271 ; -; -0.667 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.273 ; -; -0.667 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.270 ; -; -0.667 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.250 ; -; -0.667 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[16] ; clk ; clk ; 2.500 ; -0.078 ; 3.220 ; -; -0.667 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.268 ; -; -0.667 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.265 ; -; -0.667 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.284 ; -; -0.667 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.275 ; -; -0.667 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.252 ; -; -0.666 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.276 ; -; -0.666 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.273 ; -; -0.666 ; vx_f_d_reg|instruction[1] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.255 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[20] ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[17] ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_zero|real_PC[16] ; clk ; clk ; 2.500 ; -0.021 ; 3.132 ; -; -0.666 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.019 ; 3.282 ; -; -0.666 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.255 ; -; -0.666 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.270 ; -; -0.666 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.283 ; -; -0.666 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.266 ; -; -0.666 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.278 ; -; -0.666 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.279 ; -; -0.666 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.268 ; -; -0.666 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.266 ; -; -0.666 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.262 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.250 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.259 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.273 ; -; -0.666 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.249 ; -; -0.666 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.259 ; -; -0.666 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.246 ; -; -0.666 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.263 ; -; -0.666 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.270 ; -; -0.666 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; clk ; clk ; 2.500 ; -0.032 ; 3.268 ; -; -0.666 ; vx_d_e_reg|rd[3] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.138 ; -; -0.666 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; clk ; clk ; 2.500 ; -0.089 ; 3.060 ; -; -0.666 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[1] ; clk ; clk ; 2.500 ; -0.089 ; 3.060 ; -; -0.666 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[11] ; clk ; clk ; 2.500 ; -0.089 ; 3.060 ; -; -0.666 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.272 ; -; -0.666 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.274 ; -; -0.666 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.267 ; -; -0.666 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.073 ; 3.076 ; -; -0.666 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.280 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.254 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.251 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24] ; clk ; clk ; 2.500 ; -0.034 ; 3.268 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.272 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.270 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|warp_num[2] ; clk ; clk ; 2.500 ; -0.080 ; 3.221 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11] ; clk ; clk ; 2.500 ; -0.033 ; 3.268 ; -; -0.666 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.268 ; -; -0.665 ; vx_csr_handler|decode_csr_address[3] ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.289 ; -; -0.665 ; vx_f_d_reg|instruction[0] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.215 ; -; -0.665 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.665 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.267 ; -; -0.665 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.255 ; -; -0.665 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.266 ; -; -0.665 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.272 ; -; -0.665 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.248 ; -; -0.665 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.268 ; -; -0.665 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.665 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.282 ; -; -0.665 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.261 ; -; -0.665 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.073 ; 3.076 ; -; -0.665 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.277 ; -; -0.665 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.275 ; -; -0.665 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.266 ; -; -0.665 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.665 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13] ; clk ; clk ; 2.500 ; -0.046 ; 3.265 ; -; -0.665 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1] ; clk ; clk ; 2.500 ; -0.029 ; 3.281 ; -; -0.665 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.075 ; 3.222 ; -; -0.665 ; vx_d_e_reg|a_reg_data[0] ; vx_e_m_reg|alu_result[5] ; clk ; clk ; 2.500 ; -0.082 ; 3.220 ; -; -0.665 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19] ; clk ; clk ; 2.500 ; -0.034 ; 3.266 ; -; -0.665 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8] ; clk ; clk ; 2.500 ; -0.053 ; 3.246 ; -; -0.664 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.220 ; -; -0.664 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.221 ; -; -0.664 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.278 ; -; -0.664 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; clk ; clk ; 2.500 ; -0.046 ; 3.253 ; -; -0.664 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.032 ; 3.284 ; -; -0.664 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.283 ; -; -0.664 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.276 ; -; -0.664 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.277 ; -; -0.664 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.266 ; -; -0.664 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.264 ; -; -0.664 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.260 ; -; -0.664 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[17] ; clk ; clk ; 2.500 ; -0.078 ; 3.218 ; -; -0.664 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.265 ; -; -0.664 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.262 ; -; -0.664 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.279 ; -; -0.664 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.260 ; -; -0.664 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.282 ; -; -0.664 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.019 ; 3.280 ; -; -0.664 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.074 ; 3.260 ; -; -0.664 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.074 ; 3.260 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.258 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.252 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[11] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.265 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[7] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|rs1[3] ; clk ; clk ; 2.500 ; -0.066 ; 3.229 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[5] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.664 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.069 ; 3.227 ; -; -0.664 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.075 ; 3.220 ; -; -0.664 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.262 ; -; -0.663 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.218 ; -; -0.663 ; vx_csr_handler|decode_csr_address[6] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.031 ; 3.268 ; -; -0.663 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.266 ; -; -0.663 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.265 ; -; -0.663 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_address[4] ; clk ; clk ; 2.500 ; -0.122 ; 3.177 ; -; -0.663 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; clk ; clk ; 2.500 ; -0.051 ; 3.263 ; -; -0.663 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.264 ; -; -0.663 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.261 ; -; -0.663 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.261 ; -; -0.663 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.277 ; -; -0.663 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.255 ; -; -0.663 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.248 ; -; -0.663 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[3] ; clk ; clk ; 2.500 ; -0.089 ; 3.060 ; -; -0.663 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[10] ; clk ; clk ; 2.500 ; -0.089 ; 3.060 ; -; -0.663 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.260 ; -; -0.663 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.269 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[23] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25] ; clk ; clk ; 2.500 ; -0.029 ; 3.270 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.279 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.264 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10] ; clk ; clk ; 2.500 ; -0.011 ; 3.285 ; -; -0.663 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.069 ; 3.225 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.663 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.265 ; -; -0.662 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.257 ; -; -0.662 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.272 ; -; -0.662 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.019 ; 3.278 ; -; -0.662 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; clk ; clk ; 2.500 ; -0.045 ; 3.250 ; -; -0.662 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.270 ; -; -0.662 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.032 ; 3.282 ; -; -0.662 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.281 ; -; -0.662 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.265 ; -; -0.662 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.236 ; -; -0.662 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.247 ; -; -0.662 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.265 ; -; -0.662 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[5] ; clk ; clk ; 2.500 ; -0.077 ; 3.108 ; -; -0.662 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|a_reg_data[2] ; clk ; clk ; 2.500 ; -0.077 ; 3.108 ; -; -0.662 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.261 ; -; -0.662 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.073 ; 3.072 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.263 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[28] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20] ; clk ; clk ; 2.500 ; -0.033 ; 3.266 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25] ; clk ; clk ; 2.500 ; -0.029 ; 3.270 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[8] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.227 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[4] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.662 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[2] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.661 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.047 ; 3.246 ; -; -0.661 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.257 ; -; -0.661 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.256 ; -; -0.661 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.250 ; -; -0.661 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; clk ; clk ; 2.500 ; -0.042 ; 3.250 ; -; -0.661 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.250 ; -; -0.661 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; clk ; clk ; 2.500 ; -0.051 ; 3.261 ; -; -0.661 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.259 ; -; -0.661 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.266 ; -; -0.661 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.269 ; -; -0.661 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.244 ; -; -0.661 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.262 ; -; -0.661 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.265 ; -; -0.661 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.258 ; -; -0.661 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.261 ; -; -0.661 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.269 ; -; -0.661 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.073 ; 3.072 ; -; -0.661 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22] ; clk ; clk ; 2.500 ; -0.038 ; 3.268 ; -; -0.661 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[22] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.661 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.245 ; -; -0.661 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31] ; clk ; clk ; 2.500 ; -0.034 ; 3.261 ; -; -0.661 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0] ; clk ; clk ; 2.500 ; -0.043 ; 3.253 ; -; -0.660 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.210 ; -; -0.660 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.210 ; -; -0.660 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.211 ; -; -0.660 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.261 ; -; -0.660 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.267 ; -; -0.660 ; vx_d_e_reg|b_reg_data[4] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.083 ; 3.213 ; -; -0.660 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_mask[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.250 ; -; -0.660 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|csr_mask[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.250 ; -; -0.660 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.245 ; -; -0.660 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.262 ; -; -0.660 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.267 ; -; -0.660 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.266 ; -; -0.660 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.256 ; -; -0.660 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.244 ; -; -0.660 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|rs1[1] ; clk ; clk ; 2.500 ; -0.066 ; 3.226 ; -; -0.660 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.251 ; -; -0.660 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.276 ; -; -0.660 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.268 ; -; -0.660 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; clk ; clk ; 2.500 ; -0.037 ; 3.256 ; -; -0.660 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; clk ; clk ; 2.500 ; -0.044 ; 3.253 ; -; -0.660 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.240 ; -; -0.660 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|b_reg_data[25] ; clk ; clk ; 2.500 ; -0.077 ; 3.215 ; -; -0.660 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.258 ; -; -0.660 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[8] ; clk ; clk ; 2.500 ; -0.080 ; 3.103 ; -; -0.660 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.103 ; -; -0.660 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[6] ; clk ; clk ; 2.500 ; -0.080 ; 3.103 ; -; -0.660 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.261 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22] ; clk ; clk ; 2.500 ; -0.038 ; 3.255 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.256 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[18] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[14] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[12] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.275 ; -; -0.660 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; clk (INVERTED) ; clk ; 1.500 ; -0.111 ; 2.219 ; -; -0.660 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.075 ; 3.216 ; -; -0.660 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25] ; vx_fetch|VX_Warp_three|real_PC[25] ; clk (INVERTED) ; clk ; 1.500 ; -0.111 ; 2.219 ; -; -0.660 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.266 ; -; -0.659 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.208 ; -; -0.659 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.254 ; -; -0.659 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.269 ; -; -0.659 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.263 ; -; -0.659 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.260 ; -; -0.659 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.273 ; -; -0.659 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.265 ; -; -0.659 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_mask[0] ; clk ; clk ; 2.500 ; -0.066 ; 3.225 ; -; -0.659 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.251 ; -; -0.659 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.260 ; -; -0.659 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; clk ; clk ; 2.500 ; -0.050 ; 3.244 ; -; -0.659 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; clk ; clk ; 2.500 ; -0.042 ; 3.248 ; -; -0.659 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.248 ; -; -0.659 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.260 ; -; -0.659 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.257 ; -; -0.659 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|a_reg_data[0] ; clk ; clk ; 2.500 ; -0.080 ; 3.103 ; -; -0.659 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.265 ; -; -0.659 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25] ; clk ; clk ; 2.500 ; -0.029 ; 3.275 ; -; -0.659 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.069 ; 3.221 ; -; -0.659 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.050 ; 3.245 ; -; -0.659 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.275 ; -; -0.659 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.276 ; -; -0.658 ; vx_d_e_reg|b_reg_data[28] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.087 ; 3.207 ; -; -0.658 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.214 ; -; -0.658 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.215 ; -; -0.658 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.242 ; -; -0.658 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.278 ; -; -0.658 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.253 ; -; -0.658 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.242 ; -; -0.658 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.030 ; 3.262 ; -; -0.658 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.247 ; -; -0.658 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.262 ; -; -0.658 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.275 ; -; -0.658 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|csr_address[2] ; clk ; clk ; 2.500 ; -0.122 ; 3.172 ; -; -0.658 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.273 ; -; -0.658 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.249 ; -; -0.658 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.274 ; -; -0.658 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; clk ; clk ; 2.500 ; -0.037 ; 3.254 ; -; -0.658 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.272 ; -; -0.658 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.273 ; -; -0.658 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.254 ; -; -0.658 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[25] ; clk ; clk ; 2.500 ; -0.077 ; 3.213 ; -; -0.658 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; clk ; clk ; 2.500 ; -0.049 ; 3.245 ; -; -0.658 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[29] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.658 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.069 ; 3.221 ; -; -0.658 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.069 ; 3.221 ; -; -0.658 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[30] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.658 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17] ; clk ; clk ; 2.500 ; -0.052 ; 3.243 ; -; -0.658 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[10] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.658 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22] ; clk ; clk ; 2.500 ; -0.034 ; 3.261 ; -; -0.658 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.069 ; 3.220 ; -; -0.658 ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; vx_e_m_reg|alu_result[5] ; clk ; clk ; 2.500 ; -0.087 ; 3.207 ; -; -0.658 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26] ; clk ; clk ; 2.500 ; -0.036 ; 3.258 ; -; -0.657 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.212 ; -; -0.657 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.265 ; -; -0.657 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; clk ; clk ; 2.500 ; -0.030 ; 3.262 ; -; -0.657 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.251 ; -; -0.657 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.263 ; -; -0.657 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; clk ; clk ; 2.500 ; -0.034 ; 3.256 ; -; -0.657 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.058 ; 3.236 ; -; -0.657 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.249 ; -; -0.657 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.258 ; -; -0.657 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; clk ; clk ; 2.500 ; -0.050 ; 3.242 ; -; -0.657 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.259 ; -; -0.657 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.238 ; -; -0.657 ; vx_d_e_reg|b_reg_data[16] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.083 ; 3.210 ; -; -0.657 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.260 ; -; -0.657 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.249 ; -; -0.657 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[27] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.657 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.274 ; -; -0.657 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.258 ; -; -0.657 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.274 ; -; -0.657 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.255 ; -; -0.657 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_one|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.275 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[26] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[31] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19] ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[9] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[6] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[3] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.657 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.073 ; 3.067 ; -; -0.657 ; vx_d_e_reg|a_reg_data[9] ; vx_e_m_reg|alu_result[5] ; clk ; clk ; 2.500 ; -0.082 ; 3.211 ; -; -0.657 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.250 ; -; -0.656 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.250 ; -; -0.656 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.206 ; -; -0.656 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.207 ; -; -0.656 ; vx_f_d_reg|instruction[24] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.060 ; 3.228 ; -; -0.656 ; vx_f_d_reg|instruction[24] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.060 ; 3.227 ; -; -0.656 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_zero|real_PC[4] ; clk ; clk ; 2.500 ; -0.025 ; 3.115 ; -; -0.656 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.280 ; -; -0.656 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.257 ; -; -0.656 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.271 ; -; -0.656 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.259 ; -; -0.656 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.125 ; 3.163 ; -; -0.656 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|b_reg_data[1] ; clk ; clk ; 2.500 ; -0.082 ; 3.206 ; -; -0.656 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.262 ; -; -0.656 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.239 ; -; -0.656 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.075 ; 3.212 ; -; -0.656 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[26] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.656 ; vx_f_d_reg|instruction[4] ; vx_f_d_reg|curr_PC[7] ; clk ; clk ; 2.500 ; -0.031 ; 3.123 ; -; -0.656 ; vx_f_d_reg|instruction[4] ; vx_f_d_reg|curr_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.123 ; -; -0.656 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.069 ; 3.218 ; -; -0.656 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.270 ; -; -0.656 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.267 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[25] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[27] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[29] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.271 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_fetch|VX_Warp_zero|real_PC[24] ; clk ; clk ; 2.500 ; -0.025 ; 3.124 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[16] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.270 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24] ; clk ; clk ; 2.500 ; -0.034 ; 3.256 ; -; -0.656 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.079 ; 3.076 ; -; -0.656 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.073 ; 3.067 ; -; -0.656 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.079 ; 3.076 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.244 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8] ; clk ; clk ; 2.500 ; -0.049 ; 3.244 ; -; -0.656 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.052 ; 3.250 ; -; -0.655 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.204 ; -; -0.655 ; vx_f_d_reg|instruction[24] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.060 ; 3.225 ; -; -0.655 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; clk ; clk ; 2.500 ; -0.041 ; 3.246 ; -; -0.655 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.258 ; -; -0.655 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.256 ; -; -0.655 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.058 ; 3.234 ; -; -0.655 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.239 ; -; -0.655 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.248 ; -; -0.655 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.257 ; -; -0.655 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.236 ; -; -0.655 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.262 ; -; -0.655 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.253 ; -; -0.655 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.238 ; -; -0.655 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; clk ; clk ; 2.500 ; -0.042 ; 3.259 ; -; -0.655 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.241 ; -; -0.655 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[24] ; clk ; clk ; 2.500 ; -0.075 ; 3.212 ; -; -0.655 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.246 ; -; -0.655 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.261 ; -; -0.655 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.263 ; -; -0.655 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.272 ; -; -0.655 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[17] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.655 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2] ; clk ; clk ; 2.500 ; -0.034 ; 3.258 ; -; -0.655 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18] ; clk ; clk ; 2.500 ; -0.026 ; 3.275 ; -; -0.655 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE ; clk ; clk ; 2.500 ; -0.030 ; 3.257 ; -; -0.654 ; vx_d_e_reg|rd[1] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.255 ; -; -0.654 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.654 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[14] ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.654 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[9] ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.654 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; clk ; clk ; 2.500 ; -0.076 ; 3.210 ; -; -0.654 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.244 ; -; -0.654 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; clk ; clk ; 2.500 ; -0.045 ; 3.242 ; -; -0.654 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[19] ; clk ; clk ; 2.500 ; -0.075 ; 3.210 ; -; -0.654 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.069 ; 3.217 ; -; -0.654 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.069 ; 3.217 ; -; -0.654 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; clk ; clk ; 2.500 ; -0.019 ; 3.270 ; -; -0.654 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.271 ; -; -0.654 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|PC_next_out[0] ; clk ; clk ; 2.500 ; -0.073 ; 3.064 ; -; -0.654 ; vx_csr_handler|decode_csr_address[7] ; vx_e_m_reg|alu_result[4] ; clk ; clk ; 2.500 ; -0.013 ; 3.275 ; -; -0.654 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[21] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.654 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5] ; clk ; clk ; 2.500 ; -0.038 ; 3.268 ; -; -0.654 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[20] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.654 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[19] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.654 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[15] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.654 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|PC_next_out[13] ; clk ; clk ; 2.500 ; -0.082 ; 3.106 ; -; -0.654 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_one|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.091 ; 2.234 ; -; -0.654 ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_three|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.095 ; 2.229 ; -; -0.654 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[14] ; vx_fetch|VX_Warp_one|real_PC[14] ; clk (INVERTED) ; clk ; 1.500 ; -0.095 ; 2.235 ; -; -0.653 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.209 ; -; -0.653 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.210 ; -; -0.653 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[20] ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.653 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[17] ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.653 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[16] ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.653 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_zero|real_PC[8] ; clk ; clk ; 2.500 ; -0.021 ; 3.138 ; -; -0.653 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_zero|real_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.115 ; -; -0.653 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.260 ; -; -0.653 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; clk ; clk ; 2.500 ; -0.048 ; 3.237 ; -; -0.653 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; clk ; clk ; 2.500 ; -0.047 ; 3.238 ; -; -0.653 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.254 ; -; -0.653 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.265 ; -; -0.653 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.266 ; -; -0.653 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.255 ; -; -0.653 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.249 ; -; -0.653 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.253 ; -; -0.653 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.034 ; 3.254 ; -; -0.653 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.251 ; -; -0.653 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.250 ; -; -0.653 ; vx_f_d_reg|instruction[4] ; vx_d_e_reg|b_reg_data[31] ; clk ; clk ; 2.500 ; -0.075 ; 3.208 ; -; -0.653 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|PC_next_out[1] ; clk ; clk ; 2.500 ; -0.073 ; 3.064 ; -; -0.653 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.250 ; -; -0.653 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.257 ; -; -0.653 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|warp_num[1]~DUPLICATE ; clk ; clk ; 2.500 ; -0.080 ; 3.208 ; -; -0.652 ; vx_f_d_reg|instruction[18] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.259 ; -; -0.652 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.207 ; -; -0.652 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.241 ; -; -0.652 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.256 ; -; -0.652 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.074 ; 3.247 ; -; -0.652 ; vx_f_d_reg|instruction[4] ; vx_fetch|VX_Warp_zero|real_PC[10] ; clk ; clk ; 2.500 ; -0.025 ; 3.115 ; -; -0.652 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.253 ; -; -0.652 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.237 ; -; -0.652 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.254 ; -; -0.652 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.231 ; -; -0.652 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.074 ; 3.247 ; -; -0.652 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.253 ; -; -0.652 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.259 ; -; -0.652 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.235 ; -; -0.652 ; vx_d_e_reg|b_reg_data[14] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.083 ; 3.205 ; -; -0.652 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.266 ; -; -0.652 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[30] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.652 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.069 ; 3.214 ; -; -0.652 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.243 ; -; -0.652 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.254 ; -; -0.652 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.258 ; -; -0.652 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.248 ; -; -0.652 ; vx_f_d_reg|instruction[22] ; vx_fetch|VX_Warp_two|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.269 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.249 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.244 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10] ; clk ; clk ; 2.500 ; -0.028 ; 3.269 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.258 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|warp_num[1] ; clk ; clk ; 2.500 ; -0.080 ; 3.208 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.249 ; -; -0.652 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.262 ; -; -0.651 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.201 ; -; -0.651 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.202 ; -; -0.651 ; vx_f_d_reg|instruction[23] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.261 ; -; -0.651 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.074 ; 3.246 ; -; -0.651 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[14] ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.651 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[9] ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.651 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; clk ; clk ; 2.500 ; -0.031 ; 3.257 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.252 ; -; -0.651 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.257 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.265 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.235 ; -; -0.651 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.226 ; -; -0.651 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.257 ; -; -0.651 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.074 ; 3.246 ; -; -0.651 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; clk ; clk ; 2.500 ; -0.032 ; 3.271 ; -; -0.651 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.270 ; -; -0.651 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[2] ; clk ; clk ; 2.500 ; -0.066 ; 3.217 ; -; -0.651 ; vx_f_d_reg|instruction[14] ; vx_d_e_reg|csr_mask[3] ; clk ; clk ; 2.500 ; -0.066 ; 3.217 ; -; -0.651 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.257 ; -; -0.651 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.034 ; 3.254 ; -; -0.651 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|csr_address[0] ; clk ; clk ; 2.500 ; -0.121 ; 3.165 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[31] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[28] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[23] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[24] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.651 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[22] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.651 ; vx_f_d_reg|instruction[0] ; vx_f_d_reg|curr_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.123 ; -; -0.651 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.113 ; 3.210 ; -; -0.651 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.253 ; -; -0.651 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.248 ; -; -0.651 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.250 ; -; -0.651 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.237 ; -; -0.651 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11] ; clk ; clk ; 2.500 ; -0.034 ; 3.252 ; -; -0.651 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17] ; clk ; clk ; 2.500 ; -0.049 ; 3.237 ; -; -0.651 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25] ; clk ; clk ; 2.500 ; -0.029 ; 3.256 ; -; -0.651 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|rs1[0] ; clk ; clk ; 2.500 ; -0.081 ; 3.205 ; -; -0.650 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.199 ; -; -0.650 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.207 ; -; -0.650 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.206 ; -; -0.650 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.650 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[8] ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.650 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.252 ; -; -0.650 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.241 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.234 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.270 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.245 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.030 ; 3.254 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.234 ; -; -0.650 ; vx_d_e_reg|a_reg_data[5] ; vx_e_m_reg|alu_result[7] ; clk ; clk ; 2.500 ; -0.084 ; 3.204 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; clk ; clk ; 2.500 ; -0.082 ; 3.188 ; -; -0.650 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.229 ; -; -0.650 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.074 ; 3.245 ; -; -0.650 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; clk ; clk ; 2.500 ; -0.051 ; 3.250 ; -; -0.650 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.248 ; -; -0.650 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.248 ; -; -0.650 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|PC_next_out[25] ; clk ; clk ; 2.500 ; -0.063 ; 3.079 ; -; -0.650 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.247 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.270 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.249 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.265 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.257 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.031 ; 3.255 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5] ; clk ; clk ; 2.500 ; -0.041 ; 3.243 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE ; clk ; clk ; 2.500 ; -0.049 ; 3.237 ; -; -0.650 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.256 ; -; -0.649 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.204 ; -; -0.649 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.049 ; 3.251 ; -; -0.649 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; clk ; clk ; 2.500 ; -0.045 ; 3.241 ; -; -0.649 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; clk ; clk ; 2.500 ; -0.030 ; 3.254 ; -; -0.649 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.043 ; 3.243 ; -; -0.649 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; clk ; clk ; 2.500 ; -0.034 ; 3.248 ; -; -0.649 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.255 ; -; -0.649 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; clk ; clk ; 2.500 ; -0.056 ; 3.224 ; -; -0.649 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.257 ; -; -0.649 ; vx_f_d_reg|instruction[3] ; vx_d_e_reg|csr_address[1] ; clk ; clk ; 2.500 ; -0.125 ; 3.156 ; -; -0.649 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; clk ; clk ; 2.500 ; -0.036 ; 3.247 ; -; -0.649 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[16] ; clk ; clk ; 2.500 ; -0.078 ; 3.202 ; -; -0.649 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.246 ; -; -0.649 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.248 ; -; -0.649 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.246 ; -; -0.649 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.248 ; -; -0.649 ; vx_d_e_reg|b_reg_data[1] ; vx_e_m_reg|alu_result[3] ; clk ; clk ; 2.500 ; -0.081 ; 3.168 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26] ; clk ; clk ; 2.500 ; -0.039 ; 3.245 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25] ; clk ; clk ; 2.500 ; -0.030 ; 3.256 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE ; clk ; clk ; 2.500 ; -0.023 ; 3.262 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[21] ; clk ; clk ; 2.500 ; -0.034 ; 3.112 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[3] ; clk ; clk ; 2.500 ; -0.034 ; 3.112 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22] ; clk ; clk ; 2.500 ; -0.032 ; 3.264 ; -; -0.649 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.257 ; -; -0.648 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.205 ; -; -0.648 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.204 ; -; -0.648 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.236 ; -; -0.648 ; vx_f_d_reg|instruction[24] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.060 ; 3.257 ; -; -0.648 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[20] ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.648 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[17] ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.648 ; vx_f_d_reg|instruction[13] ; vx_fetch|VX_Warp_zero|real_PC[16] ; clk ; clk ; 2.500 ; -0.021 ; 3.114 ; -; -0.648 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; clk ; clk ; 2.500 ; -0.030 ; 3.254 ; -; -0.648 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; clk ; clk ; 2.500 ; -0.037 ; 3.243 ; -; -0.648 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; clk ; clk ; 2.500 ; -0.027 ; 3.272 ; -; -0.648 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.249 ; -; -0.648 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.231 ; -; -0.648 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; clk ; clk ; 2.500 ; -0.042 ; 3.237 ; -; -0.648 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; clk ; clk ; 2.500 ; -0.042 ; 3.237 ; -; -0.648 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; clk ; clk ; 2.500 ; -0.040 ; 3.240 ; -; -0.648 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.253 ; -; -0.648 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.256 ; -; -0.648 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.250 ; -; -0.648 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.245 ; -; -0.648 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.248 ; -; -0.648 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.107 ; 2.175 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21] ; clk ; clk ; 2.500 ; -0.025 ; 3.258 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13] ; clk ; clk ; 2.500 ; -0.061 ; 3.217 ; -; -0.648 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.075 ; 3.203 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[19] ; clk ; clk ; 2.500 ; -0.025 ; 3.119 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[12] ; clk ; clk ; 2.500 ; -0.025 ; 3.119 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[2] ; clk ; clk ; 2.500 ; -0.025 ; 3.119 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.252 ; -; -0.648 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18] ; clk ; clk ; 2.500 ; -0.023 ; 3.259 ; -; -0.647 ; vx_f_d_reg|instruction[18] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.202 ; -; -0.647 ; vx_f_d_reg|instruction[14] ; vx_fetch|VX_Warp_one|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.257 ; -; -0.647 ; vx_f_d_reg|instruction[3] ; vx_fetch|VX_Warp_two|real_PC[10] ; clk ; clk ; 2.500 ; -0.026 ; 3.255 ; -; -0.647 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.254 ; -; -0.647 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; clk ; clk ; 2.500 ; -0.029 ; 3.255 ; -; -0.647 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; clk ; clk ; 2.500 ; -0.038 ; 3.245 ; -; -0.647 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; clk ; clk ; 2.500 ; -0.031 ; 3.250 ; -; -0.647 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; clk ; clk ; 2.500 ; -0.041 ; 3.238 ; -; -0.647 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.239 ; -; -0.647 ; vx_f_d_reg|instruction[12] ; vx_d_e_reg|b_reg_data[14] ; clk ; clk ; 2.500 ; -0.078 ; 3.200 ; -; -0.647 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.249 ; -; -0.647 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.250 ; -; -0.647 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.074 ; 3.243 ; -; -0.647 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; clk ; clk ; 2.500 ; -0.044 ; 3.238 ; -; -0.647 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.263 ; -; -0.647 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.247 ; -; -0.647 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; clk ; clk ; 2.500 ; -0.037 ; 3.243 ; -; -0.647 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.230 ; -; -0.647 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.113 ; 3.206 ; -; -0.647 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.238 ; -; -0.647 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.246 ; -; -0.647 ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; vx_e_m_reg|alu_result[7] ; clk ; clk ; 2.500 ; -0.083 ; 3.202 ; -; -0.647 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.243 ; -; -0.647 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.267 ; -; -0.647 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18] ; clk ; clk ; 2.500 ; -0.025 ; 3.274 ; -; -0.647 ; vx_f_d_reg|instruction[2] ; vx_d_e_reg|csr_mask[22] ; clk ; clk ; 2.500 ; -0.036 ; 3.243 ; -; -0.647 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.069 ; 3.208 ; -; -0.647 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.252 ; -; -0.647 ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19] ; vx_fetch|VX_Warp_one|real_PC[19] ; clk (INVERTED) ; clk ; 1.500 ; -0.091 ; 2.227 ; -; -0.647 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2] ; clk ; clk ; 2.500 ; -0.031 ; 3.262 ; -; -0.646 ; vx_csr_handler|decode_csr_address[7] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.031 ; 3.252 ; -; -0.646 ; vx_d_e_reg|wb[0] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.197 ; -; -0.646 ; vx_d_e_reg|wb[0] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.196 ; -; -0.646 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.253 ; -; -0.646 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.250 ; -; -0.646 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.250 ; -; -0.646 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; clk ; clk ; 2.500 ; -0.076 ; 3.202 ; -; -0.646 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.236 ; -; -0.646 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.229 ; -; -0.646 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; clk ; clk ; 2.500 ; -0.030 ; 3.252 ; -; -0.646 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; clk ; clk ; 2.500 ; -0.044 ; 3.238 ; -; -0.646 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; clk ; clk ; 2.500 ; -0.031 ; 3.247 ; -; -0.646 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; clk ; clk ; 2.500 ; -0.050 ; 3.231 ; -; -0.646 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; clk ; clk ; 2.500 ; -0.040 ; 3.238 ; -; -0.646 ; vx_f_d_reg|instruction[13] ; vx_d_e_reg|b_reg_data[17] ; clk ; clk ; 2.500 ; -0.078 ; 3.200 ; -; -0.646 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.113 ; 3.204 ; -; -0.646 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; clk ; clk ; 2.500 ; -0.038 ; 3.243 ; -; -0.646 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[22] ; clk ; clk ; 2.500 ; -0.069 ; 3.209 ; -; -0.646 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[20] ; clk ; clk ; 2.500 ; -0.069 ; 3.209 ; -; -0.646 ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10] ; vx_fetch|VX_Warp_three|real_PC[10] ; clk (INVERTED) ; clk ; 1.500 ; -0.107 ; 2.174 ; -; -0.646 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17] ; clk ; clk ; 2.500 ; -0.076 ; 3.203 ; -; -0.646 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8] ; clk ; clk ; 2.500 ; -0.043 ; 3.239 ; -; -0.646 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7] ; clk ; clk ; 2.500 ; -0.011 ; 3.270 ; -; -0.646 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5] ; clk ; clk ; 2.500 ; -0.039 ; 3.259 ; -; -0.645 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.240 ; -; -0.645 ; vx_d_e_reg|rd[4] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.081 ; 3.234 ; -; -0.645 ; vx_d_e_reg|rd[4] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.249 ; -; -0.645 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_three|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.255 ; -; -0.645 ; vx_d_e_reg|a_reg_data[3] ; vx_e_m_reg|alu_result[2] ; clk ; clk ; 2.500 ; -0.072 ; 3.209 ; -; -0.645 ; vx_d_e_reg|wb[0] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.194 ; -; -0.645 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; clk ; clk ; 2.500 ; -0.053 ; 3.224 ; -; -0.645 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; clk ; clk ; 2.500 ; -0.029 ; 3.251 ; -; -0.645 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.252 ; -; -0.645 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.252 ; -; -0.645 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; clk ; clk ; 2.500 ; -0.048 ; 3.229 ; -; -0.645 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.238 ; -; -0.645 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; clk ; clk ; 2.500 ; -0.044 ; 3.238 ; -; -0.645 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.247 ; -; -0.645 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; clk ; clk ; 2.500 ; -0.034 ; 3.248 ; -; -0.645 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.234 ; -; -0.645 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; clk ; clk ; 2.500 ; -0.031 ; 3.260 ; -; -0.645 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; clk ; clk ; 2.500 ; -0.032 ; 3.245 ; -; -0.645 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; clk ; clk ; 2.500 ; -0.039 ; 3.243 ; -; -0.645 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.251 ; -; -0.645 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.243 ; -; -0.645 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9] ; clk ; clk ; 2.500 ; -0.052 ; 3.227 ; -; -0.645 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6] ; clk ; clk ; 2.500 ; -0.040 ; 3.257 ; -; -0.645 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[9] ; clk ; clk ; 2.500 ; -0.025 ; 3.116 ; -; -0.645 ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; vx_e_m_reg|alu_result[5] ; clk ; clk ; 2.500 ; -0.083 ; 3.199 ; -; -0.644 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.200 ; -; -0.644 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.201 ; -; -0.644 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.200 ; -; -0.644 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.201 ; -; -0.644 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[11] ; clk ; clk ; 2.500 ; -0.024 ; 3.107 ; -; -0.644 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[7] ; clk ; clk ; 2.500 ; -0.029 ; 3.101 ; -; -0.644 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[5] ; clk ; clk ; 2.500 ; -0.029 ; 3.101 ; -; -0.644 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.245 ; -; -0.644 ; vx_d_e_reg|rd[3] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.196 ; -; -0.644 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.234 ; -; -0.644 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.257 ; -; -0.644 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.245 ; -; -0.644 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; clk ; clk ; 2.500 ; -0.058 ; 3.223 ; -; -0.644 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; clk ; clk ; 2.500 ; -0.030 ; 3.246 ; -; -0.644 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.225 ; -; -0.644 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|b_reg_data[30] ; clk ; clk ; 2.500 ; -0.069 ; 3.206 ; -; -0.644 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; clk ; clk ; 2.500 ; -0.031 ; 3.246 ; -; -0.644 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; clk ; clk ; 2.500 ; -0.047 ; 3.235 ; -; -0.644 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; clk ; clk ; 2.500 ; -0.029 ; 3.261 ; -; -0.644 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.245 ; -; -0.644 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.261 ; -; -0.644 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; clk ; clk ; 2.500 ; -0.038 ; 3.242 ; -; -0.644 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; clk ; clk ; 2.500 ; -0.038 ; 3.243 ; -; -0.644 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|b_reg_data[21] ; clk ; clk ; 2.500 ; -0.069 ; 3.206 ; -; -0.644 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.238 ; -; -0.644 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4] ; clk ; clk ; 2.500 ; -0.038 ; 3.241 ; -; -0.643 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.198 ; -; -0.643 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.075 ; 3.200 ; -; -0.643 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.075 ; 3.199 ; -; -0.643 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.198 ; -; -0.643 ; vx_d_e_reg|rd[1] ; vx_d_e_reg|upper_immed[6] ; clk ; clk ; 2.500 ; -0.081 ; 3.193 ; -; -0.643 ; vx_d_e_reg|rd[1] ; vx_d_e_reg|upper_immed[5] ; clk ; clk ; 2.500 ; -0.081 ; 3.194 ; -; -0.643 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|csr_mask[10] ; clk ; clk ; 2.500 ; -0.080 ; 3.232 ; -; -0.643 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; clk ; clk ; 2.500 ; -0.029 ; 3.101 ; -; -0.643 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; clk ; clk ; 2.500 ; -0.026 ; 3.263 ; -; -0.643 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; clk ; clk ; 2.500 ; -0.033 ; 3.244 ; -; -0.643 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; clk ; clk ; 2.500 ; -0.026 ; 3.263 ; -; -0.643 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; clk ; clk ; 2.500 ; -0.031 ; 3.249 ; -; -0.643 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; clk ; clk ; 2.500 ; -0.031 ; 3.249 ; -; -0.643 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; clk ; clk ; 2.500 ; -0.045 ; 3.236 ; -; -0.643 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; clk ; clk ; 2.500 ; -0.044 ; 3.236 ; -; -0.643 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.232 ; -; -0.643 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; clk ; clk ; 2.500 ; -0.031 ; 3.246 ; -; -0.643 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; clk ; clk ; 2.500 ; -0.048 ; 3.248 ; -; -0.643 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; clk ; clk ; 2.500 ; -0.030 ; 3.251 ; -; -0.643 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; clk ; clk ; 2.500 ; -0.050 ; 3.226 ; -; -0.643 ; vx_f_d_reg|instruction[5] ; vx_d_e_reg|csr_address[7] ; clk ; clk ; 2.500 ; -0.119 ; 3.195 ; -; -0.643 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; clk ; clk ; 2.500 ; -0.031 ; 3.245 ; -; -0.643 ; vx_f_d_reg|instruction[13] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.243 ; -; -0.643 ; vx_csr_handler|decode_csr_address[2] ; vx_e_m_reg|csr_result[4] ; clk ; clk ; 2.500 ; -0.009 ; 3.271 ; -; -0.643 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25] ; clk ; clk ; 2.500 ; -0.030 ; 3.250 ; -; -0.642 ; vx_f_d_reg|instruction[17] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.075 ; 3.197 ; -; -0.642 ; vx_d_e_reg|rd[1] ; vx_d_e_reg|upper_immed[4] ; clk ; clk ; 2.500 ; -0.081 ; 3.191 ; -; -0.642 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.249 ; -; -0.642 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|csr_mask[11] ; clk ; clk ; 2.500 ; -0.075 ; 3.236 ; -; -0.642 ; vx_f_d_reg|instruction[6] ; vx_d_e_reg|csr_mask[9] ; clk ; clk ; 2.500 ; -0.080 ; 3.231 ; -; -0.642 ; vx_f_d_reg|instruction[12] ; vx_fetch|VX_Warp_zero|real_PC[6] ; clk ; clk ; 2.500 ; -0.029 ; 3.101 ; -; -0.642 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.233 ; -; -0.642 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; clk ; clk ; 2.500 ; -0.041 ; 3.232 ; -; -0.642 ; vx_f_d_reg|instruction[4] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; clk ; clk ; 2.500 ; -0.054 ; 3.223 ; -; -0.642 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.244 ; -; -0.642 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; clk ; clk ; 2.500 ; -0.045 ; 3.233 ; -; -0.642 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_three|real_PC[9] ; clk ; clk ; 2.500 ; -0.019 ; 3.256 ; -; -0.642 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.044 ; 3.232 ; -; -0.642 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; clk ; clk ; 2.500 ; -0.022 ; 3.255 ; -; -0.642 ; vx_f_d_reg|instruction[5] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; clk ; clk ; 2.500 ; -0.032 ; 3.242 ; -; -0.642 ; vx_f_d_reg|instruction[14] ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.243 ; -; -0.642 ; vx_f_d_reg|instruction[1] ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; clk ; clk ; 2.500 ; -0.032 ; 3.243 ; -; -0.642 ; vx_f_d_reg|instruction[6] ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.239 ; -; -0.642 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; clk ; clk ; 2.500 ; -0.052 ; 3.226 ; -; -0.642 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; clk ; clk ; 2.500 ; -0.044 ; 3.235 ; -; -0.642 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; clk ; clk ; 2.500 ; -0.030 ; 3.249 ; -; -0.642 ; vx_f_d_reg|instruction[0] ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; clk ; clk ; 2.500 ; -0.040 ; 3.237 ; -; -0.642 ; vx_f_d_reg|instruction[22] ; vx_d_e_reg|csr_address[6] ; clk ; clk ; 2.500 ; -0.113 ; 3.200 ; -; -0.642 ; vx_f_d_reg|instruction[3] ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; clk ; clk ; 2.500 ; -0.032 ; 3.248 ; -; -0.642 ; vx_f_d_reg|instruction[2] ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11] ; clk ; clk ; 2.500 ; -0.030 ; 3.258 ; -; -0.642 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[14] ; clk ; clk ; 2.500 ; -0.027 ; 3.112 ; -; -0.642 ; vx_f_d_reg|instruction[2] ; vx_f_d_reg|curr_PC[8] ; clk ; clk ; 2.500 ; -0.027 ; 3.112 ; -; -0.641 ; vx_f_d_reg|instruction[23] ; vx_d_e_reg|upper_immed[3] ; clk ; clk ; 2.500 ; -0.075 ; 3.197 ; -; -0.641 ; vx_f_d_reg|instruction[17] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.025 ; 3.248 ; -; -0.641 ; vx_d_e_reg|rd[3] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.242 ; -; -0.641 ; vx_f_d_reg|instruction[0] ; vx_fetch|VX_Warp_one|real_PC[11] ; clk ; clk ; 2.500 ; -0.031 ; 3.242 ; -; -0.641 ; vx_f_d_reg|instruction[12] ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; clk ; clk ; 2.500 ; -0.049 ; 3.243 ; -+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+ - -Path #1: Setup slack is -0.962 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.562 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.962 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.107 ; ; ; ; ; ; -; Data Delay ; 2.489 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 2.221 ; 89 ; 1.092 ; 1.129 ; -; Cell ; ; 6 ; 0.135 ; 5 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.133 ; 5 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; -; 6.562 ; 2.489 ; ; ; ; ; ; data path ; -; 4.206 ; 0.133 ; FF ; uTco ; 1 ; FF_X102_Y155_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]|q ; -; 4.275 ; 0.069 ; FF ; CELL ; 2 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[11] ; -; 5.367 ; 1.092 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|dataf ; -; 5.398 ; 0.031 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.404 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.533 ; 1.129 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|dataf ; -; 6.562 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.562 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.562 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #2: Setup slack is -0.960 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.561 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.960 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.107 ; ; ; ; ; ; -; Data Delay ; 2.488 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 2.220 ; 89 ; 1.092 ; 1.128 ; -; Cell ; ; 6 ; 0.135 ; 5 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.133 ; 5 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; -; 6.561 ; 2.488 ; ; ; ; ; ; data path ; -; 4.206 ; 0.133 ; FF ; uTco ; 1 ; FF_X102_Y155_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]|q ; -; 4.275 ; 0.069 ; FF ; CELL ; 2 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[11] ; -; 5.367 ; 1.092 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|dataf ; -; 5.398 ; 0.031 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.404 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.532 ; 1.128 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|dataf ; -; 6.561 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|combout ; -; 6.561 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|d ; -; 6.561 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y158_N49 ; ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #3: Setup slack is -0.946 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.548 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.946 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.107 ; ; ; ; ; ; -; Data Delay ; 2.475 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 2.209 ; 89 ; 1.092 ; 1.117 ; -; Cell ; ; 6 ; 0.133 ; 5 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.133 ; 5 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10] ; -; 6.548 ; 2.475 ; ; ; ; ; ; data path ; -; 4.206 ; 0.133 ; FF ; uTco ; 1 ; FF_X102_Y155_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]|q ; -; 4.275 ; 0.069 ; FF ; CELL ; 2 ; FF_X102_Y155_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[11] ; -; 5.367 ; 1.092 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|dataf ; -; 5.398 ; 0.031 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.404 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.521 ; 1.117 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|dataf ; -; 6.548 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|combout ; -; 6.548 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|d ; -; 6.548 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y158_N25 ; ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #4: Setup slack is -0.932 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.480 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.932 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.482 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.963 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.398 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.480 ; 3.482 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.786 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.814 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.818 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.452 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.480 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.480 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.480 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #5: Setup slack is -0.932 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.481 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.932 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.483 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.964 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.398 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.481 ; 3.483 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.786 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.814 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.818 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.453 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.481 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.481 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.481 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #6: Setup slack is -0.931 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.478 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.931 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.480 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.961 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.398 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.478 ; 3.480 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.786 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.814 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.818 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.450 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.478 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.478 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.478 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #7: Setup slack is -0.924 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.510 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.924 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.512 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.959 ; 84 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.432 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.510 ; 3.512 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.704 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.730 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.736 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.448 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.510 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.510 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.510 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #8: Setup slack is -0.913 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.512 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.913 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.514 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.934 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.459 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.512 ; 3.514 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.123 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 6.151 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.157 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.437 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.512 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.512 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.512 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #9: Setup slack is -0.910 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.482 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.910 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.484 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.025 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.482 ; 3.484 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.455 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.482 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.482 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.482 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #10: Setup slack is -0.909 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.457 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.909 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.459 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.941 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.397 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.457 ; 3.459 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.786 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.814 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.818 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.430 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.457 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.457 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.457 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #11: Setup slack is -0.898 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.508 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.898 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.510 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.051 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.508 ; 3.510 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.482 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.508 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.508 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.508 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #12: Setup slack is -0.898 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.500 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.898 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.502 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.920 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.461 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.500 ; 3.502 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.129 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.159 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.165 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.425 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.500 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.500 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.500 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #13: Setup slack is -0.895 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.365 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.895 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.367 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.907 ; 86 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.365 ; 3.367 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.365 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.365 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #14: Setup slack is -0.893 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.486 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.893 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.488 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.972 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.486 ; 3.488 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.404 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.486 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.486 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.486 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #15: Setup slack is -0.887 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.474 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.887 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.476 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.016 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.474 ; 3.476 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.446 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.474 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.474 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.474 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #16: Setup slack is -0.887 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.474 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.887 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.476 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.016 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.474 ; 3.476 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.446 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.474 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.474 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.474 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #17: Setup slack is -0.886 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.481 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.886 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.483 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 82 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.496 ; 14 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.481 ; 3.483 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.389 ; 0.472 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.463 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.467 ; 0.004 ; FF ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.361 ; 0.894 ; FF ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.481 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.481 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.481 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #18: Setup slack is -0.883 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.478 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.883 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.480 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 82 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.493 ; 14 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 3 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.478 ; 3.480 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.389 ; 0.472 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.463 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.467 ; 0.004 ; FF ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.361 ; 0.894 ; FF ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.478 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.478 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.478 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #19: Setup slack is -0.878 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.450 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.878 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.452 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.046 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.450 ; 3.452 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.535 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.562 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.567 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.423 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.450 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.450 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.450 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #20: Setup slack is -0.875 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.423 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.875 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.425 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.909 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.423 ; 3.425 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.729 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.757 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.761 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.395 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.423 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.423 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.423 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #21: Setup slack is -0.875 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.424 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.875 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.426 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.910 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.424 ; 3.426 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.729 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.757 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.761 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.396 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.424 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.424 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.424 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #22: Setup slack is -0.874 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.421 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.874 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.423 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.907 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.421 ; 3.423 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.729 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.757 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.761 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.393 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.421 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #23: Setup slack is -0.870 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.442 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.870 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.444 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.988 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.442 ; 3.444 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.527 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.554 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.559 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.415 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.442 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #24: Setup slack is -0.869 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.443 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.869 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.445 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.967 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 10 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.443 ; 3.445 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.400 ; 0.483 ; RR ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.428 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.432 ; 0.004 ; FF ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.416 ; 0.984 ; FF ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.443 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.443 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.443 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #25: Setup slack is -0.869 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.442 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.869 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.444 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.967 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.356 ; 10 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.442 ; 3.444 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.400 ; 0.483 ; RR ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.428 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.432 ; 0.004 ; FF ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.416 ; 0.984 ; FF ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.442 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #26: Setup slack is -0.867 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.453 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.867 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.455 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.905 ; 84 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.428 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.453 ; 3.455 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.673 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.679 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.391 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.453 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.453 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.453 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #27: Setup slack is -0.866 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.476 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.866 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.478 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.072 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.476 ; 3.478 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.450 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.476 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.476 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.476 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #28: Setup slack is -0.866 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.453 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.866 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.455 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.994 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.453 ; 3.455 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.426 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.453 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.453 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.453 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #29: Setup slack is -0.865 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.453 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.865 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.455 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.994 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.453 ; 3.455 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.426 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.453 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.453 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.453 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #30: Setup slack is -0.861 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.454 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.861 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.456 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.993 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.454 ; 3.456 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.372 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.454 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.454 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.454 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #31: Setup slack is -0.858 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.468 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.858 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.470 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.014 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.468 ; 3.470 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.442 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.468 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.468 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.468 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #32: Setup slack is -0.855 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.442 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.855 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.444 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.037 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.442 ; 3.444 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.414 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.442 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #33: Setup slack is -0.855 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.442 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.855 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.444 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.037 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.442 ; 3.444 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.414 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.442 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #34: Setup slack is -0.855 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.442 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.855 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.444 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.846 ; 83 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.477 ; 14 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.442 ; 3.444 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.704 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.730 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.736 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.335 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.442 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #35: Setup slack is -0.854 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.455 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.854 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.457 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.918 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.418 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.455 ; 3.457 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.322 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.368 ; 1.014 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.455 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.455 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.455 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #36: Setup slack is -0.854 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.441 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.854 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.443 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.846 ; 83 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.476 ; 14 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.441 ; 3.443 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.704 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.730 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.736 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.335 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.441 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.441 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.441 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #37: Setup slack is -0.853 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.446 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.853 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.448 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.935 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.446 ; 3.448 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.364 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.446 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.446 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.446 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #38: Setup slack is -0.852 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.400 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.852 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.402 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.887 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.400 ; 3.402 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.729 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.757 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.761 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.373 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.400 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.400 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.400 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #39: Setup slack is -0.852 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.451 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.852 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.453 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.871 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.460 ; 13 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.451 ; 3.453 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.062 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 6.090 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.096 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.376 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.451 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.451 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.451 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #40: Setup slack is -0.849 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.397 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.849 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.399 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.894 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.384 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.397 ; 3.399 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.703 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.731 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.735 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.369 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.397 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.397 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.397 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #41: Setup slack is -0.849 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.398 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.849 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.400 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.895 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.384 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.398 ; 3.400 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.703 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.731 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.735 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.370 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.398 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #42: Setup slack is -0.848 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.395 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.848 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.397 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.892 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.384 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.395 ; 3.397 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.703 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.731 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.735 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.367 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.395 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.395 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.395 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #43: Setup slack is -0.848 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.848 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.900 ; 86 ; 0.590 ; 0.986 ; -; Cell ; ; 10 ; 0.336 ; 10 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.353 ; 3.361 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.873 ; 0.688 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|dataa ; -; 3.993 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.999 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.635 ; 0.636 ; RR ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.662 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.666 ; 0.004 ; FF ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.652 ; 0.986 ; FF ; IC ; 1 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1|dataf ; -; 5.679 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1|combout ; -; 5.684 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1~la_lab/laboutt[3] ; -; 6.274 ; 0.590 ; FF ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datac ; -; 6.353 ; 0.079 ; FF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #44: Setup slack is -0.847 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.434 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.847 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.436 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.979 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.434 ; 3.436 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.406 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.434 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.434 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.434 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #45: Setup slack is -0.847 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.434 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.847 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.436 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.979 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.434 ; 3.436 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.406 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.434 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.434 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.434 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #46: Setup slack is -0.846 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.418 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.846 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.420 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.954 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.418 ; 3.420 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.503 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.530 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.535 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.391 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.418 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.418 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.418 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #47: Setup slack is -0.844 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.439 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.844 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.441 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.885 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.434 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.439 ; 3.441 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.376 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.456 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.460 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.314 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.439 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.439 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.439 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #48: Setup slack is -0.844 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.416 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.844 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.418 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.973 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.416 ; 3.418 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.501 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.528 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.389 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.416 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.416 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.416 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #49: Setup slack is -0.844 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.436 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.844 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.438 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.926 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.436 ; 3.438 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.357 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.436 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.436 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.436 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #50: Setup slack is -0.843 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.413 ; -; Slack ; -0.843 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.141 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.872 ; 88 ; 0.666 ; 0.817 ; -; Cell ; ; 8 ; 0.267 ; 8 ; 0.000 ; 0.112 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.158 ; 79 ; 0.000 ; 2.158 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.256 ; 3.264 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.868 ; 0.666 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|dataa ; -; 3.980 ; 0.112 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.986 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.663 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.690 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.694 ; 0.004 ; RR ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.406 ; 0.712 ; RR ; IC ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|dataf ; -; 5.434 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|combout ; -; 5.439 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4~la_lab/laboutb[19] ; -; 6.256 ; 0.817 ; FF ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.351 ; 2.851 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.223 ; 2.158 ; RR ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|clk ; -; 5.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; 5.351 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.321 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.413 ; 0.092 ; ; uTsu ; 1 ; FF_X38_Y157_N16 ; ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #51: Setup slack is -0.843 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.449 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.843 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.451 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.872 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.458 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.449 ; 3.451 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.169 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.196 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.373 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.449 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.449 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.449 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #52: Setup slack is -0.842 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.391 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.842 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.393 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.924 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.349 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.391 ; 3.393 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.696 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.724 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.728 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.363 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.391 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #53: Setup slack is -0.842 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.390 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.842 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.392 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.923 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.349 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.390 ; 3.392 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.696 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.724 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.728 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.362 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.390 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.390 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.390 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #54: Setup slack is -0.842 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.437 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.842 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.439 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.885 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.432 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.437 ; 3.439 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.376 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.456 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.460 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.314 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.437 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.437 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.437 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #55: Setup slack is -0.842 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.435 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.842 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.437 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.977 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.435 ; 3.437 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.409 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.435 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.435 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.435 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #56: Setup slack is -0.841 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.388 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.841 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.390 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.921 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.349 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.388 ; 3.390 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.696 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.724 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.728 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.360 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.388 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.388 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.388 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #57: Setup slack is -0.841 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.427 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.841 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.429 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.890 ; 84 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.418 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.427 ; 3.429 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.621 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.647 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.653 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.365 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.427 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.427 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.427 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #58: Setup slack is -0.841 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.449 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.841 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.451 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.872 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.458 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.449 ; 3.451 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.169 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.196 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.373 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.449 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.449 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.449 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #59: Setup slack is -0.841 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.435 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.841 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.437 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.977 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.435 ; 3.437 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.409 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.435 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.435 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.435 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #60: Setup slack is -0.838 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.838 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.853 ; 86 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.877 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.905 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.910 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.308 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #61: Setup slack is -0.837 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.439 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.837 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.441 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.857 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.462 ; 13 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.439 ; 3.441 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.068 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.098 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.104 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.364 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.439 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.439 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.439 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #62: Setup slack is -0.837 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.437 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.837 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.104 ; ; ; ; ; ; -; Data Delay ; 2.367 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.327 ; 76 ; 0.000 ; 2.327 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 2.094 ; 88 ; 0.965 ; 1.129 ; -; Cell ; ; 6 ; 0.141 ; 6 ; 0.000 ; 0.062 ; -; uTco ; ; 1 ; 0.132 ; 6 ; 0.132 ; 0.132 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.070 ; 3.070 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.070 ; 2.327 ; FF ; IC ; 1 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]|clk ; -; 4.070 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; -; 6.437 ; 2.367 ; ; ; ; ; ; data path ; -; 4.202 ; 0.132 ; FF ; uTco ; 1 ; FF_X108_Y155_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]|q ; -; 4.246 ; 0.044 ; FF ; CELL ; 2 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[13] ; -; 5.211 ; 0.965 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|datae ; -; 5.273 ; 0.062 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.279 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.408 ; 1.129 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|dataf ; -; 6.437 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.437 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.437 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #63: Setup slack is -0.836 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.431 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.836 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.433 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 82 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.484 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.431 ; 3.433 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.368 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.448 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.452 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.306 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.431 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.431 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.431 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #64: Setup slack is -0.836 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.423 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.836 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.425 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.965 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.423 ; 3.425 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.397 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.423 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.423 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.423 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #65: Setup slack is -0.835 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.436 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.835 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.104 ; ; ; ; ; ; -; Data Delay ; 2.366 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.327 ; 76 ; 0.000 ; 2.327 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 2.093 ; 88 ; 0.965 ; 1.128 ; -; Cell ; ; 6 ; 0.141 ; 6 ; 0.000 ; 0.062 ; -; uTco ; ; 1 ; 0.132 ; 6 ; 0.132 ; 0.132 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.070 ; 3.070 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.070 ; 2.327 ; FF ; IC ; 1 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]|clk ; -; 4.070 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; -; 6.436 ; 2.366 ; ; ; ; ; ; data path ; -; 4.202 ; 0.132 ; FF ; uTco ; 1 ; FF_X108_Y155_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]|q ; -; 4.246 ; 0.044 ; FF ; CELL ; 2 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[13] ; -; 5.211 ; 0.965 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|datae ; -; 5.273 ; 0.062 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.279 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.407 ; 1.128 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|dataf ; -; 6.436 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|combout ; -; 6.436 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|d ; -; 6.436 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y158_N49 ; ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #66: Setup slack is -0.834 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.420 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.834 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.422 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.919 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.383 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.420 ; 3.422 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.614 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.640 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.646 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.358 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.420 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.420 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.420 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #67: Setup slack is -0.834 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.421 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.834 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.423 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.015 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.421 ; 3.423 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.394 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.421 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #68: Setup slack is -0.834 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.429 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.834 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.431 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 82 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.482 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.429 ; 3.431 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.368 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.448 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.452 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.306 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.429 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.429 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.429 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #69: Setup slack is -0.834 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.444 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.834 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.446 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.980 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.444 ; 3.446 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.418 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.444 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.444 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.444 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #70: Setup slack is -0.833 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.421 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.833 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.423 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.015 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.421 ; 3.423 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.394 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.421 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #71: Setup slack is -0.833 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.405 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.833 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.407 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.944 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.405 ; 3.407 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.490 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.517 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.378 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.405 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.405 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.405 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #72: Setup slack is -0.833 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.388 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.833 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.390 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.890 ; 85 ; 0.108 ; 0.944 ; -; Cell ; ; 12 ; 0.379 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.388 ; 3.390 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.359 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.388 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.388 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.388 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #73: Setup slack is -0.833 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.388 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.833 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.390 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.889 ; 85 ; 0.108 ; 0.943 ; -; Cell ; ; 12 ; 0.380 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.388 ; 3.390 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.358 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.388 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.388 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.388 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #74: Setup slack is -0.832 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.442 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.832 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.444 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.999 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.442 ; 3.444 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.416 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.442 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.442 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #75: Setup slack is -0.831 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.385 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.831 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.387 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.886 ; 85 ; 0.108 ; 0.940 ; -; Cell ; ; 12 ; 0.380 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.385 ; 3.387 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.355 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.385 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.385 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.385 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #76: Setup slack is -0.830 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.469 ; -; Data Required Time ; 5.639 ; -; Slack ; -0.830 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.094 ; ; ; ; ; ; -; Data Delay ; 2.410 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.316 ; 76 ; 0.000 ; 2.316 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.045 ; 85 ; 0.551 ; 0.786 ; -; Cell ; ; 8 ; 0.226 ; 9 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.139 ; 6 ; 0.139 ; 0.139 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.059 ; 3.059 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.059 ; 2.316 ; FF ; IC ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]|clk ; -; 4.059 ; 0.000 ; FR ; CELL ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; -; 6.469 ; 2.410 ; ; ; ; ; ; data path ; -; 4.198 ; 0.139 ; FF ; uTco ; 1 ; FF_X90_Y146_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]|q ; -; 4.267 ; 0.069 ; FF ; CELL ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]~la_mlab/laboutt[15] ; -; 4.975 ; 0.708 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|datae ; -; 5.037 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 5.042 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.828 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.854 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.859 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.410 ; 0.551 ; FF ; IC ; 1 ; MLABCELL_X74_Y160_N30 ; High Speed ; vx_fetch|VX_Warp_two|i199~16|datae ; -; 6.469 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X74_Y160_N30 ; High Speed ; vx_fetch|VX_Warp_two|i199~16|combout ; -; 6.469 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19]|d ; -; 6.469 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19] ; -; 5.465 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.639 ; 0.204 ; ; uTsu ; 1 ; FF_X74_Y160_N32 ; ; vx_fetch|VX_Warp_two|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #77: Setup slack is -0.829 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.422 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.829 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.424 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.422 ; 3.424 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.340 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.422 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.422 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.422 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #78: Setup slack is -0.828 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.415 ; -; Slack ; -0.828 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.775 ; 86 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.349 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.243 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.415 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #79: Setup slack is -0.827 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.420 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.827 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.422 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.920 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.381 ; 11 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.420 ; 3.422 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.338 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.420 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.420 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.420 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #80: Setup slack is -0.827 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.416 ; -; Slack ; -0.827 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.775 ; 86 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.349 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.243 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.416 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #81: Setup slack is -0.826 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.374 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.826 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.376 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.872 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.383 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.374 ; 3.376 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.703 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.731 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.735 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.347 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.374 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.374 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.374 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #82: Setup slack is -0.826 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.413 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.826 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.415 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.957 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.413 ; 3.415 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.386 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.413 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #83: Setup slack is -0.826 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.425 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.826 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.427 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.967 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.425 ; 3.427 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.399 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.425 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.425 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.425 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #84: Setup slack is -0.826 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.377 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.826 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.379 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.881 ; 85 ; 0.108 ; 0.935 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.377 ; 3.379 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.349 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.377 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.377 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.377 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #85: Setup slack is -0.825 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.413 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.825 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.415 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.957 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.413 ; 3.415 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.386 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.413 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #86: Setup slack is -0.825 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.398 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.825 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.400 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.995 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.283 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.398 ; 3.400 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.406 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.410 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.371 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.398 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #87: Setup slack is -0.824 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.423 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.824 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.425 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.855 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.449 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.423 ; 3.425 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.034 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 6.062 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.068 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.348 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.423 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.423 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.423 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #88: Setup slack is -0.824 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.398 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.824 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.400 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.995 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.283 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.398 ; 3.400 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.406 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.410 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.371 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.398 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #89: Setup slack is -0.824 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.424 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.824 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.426 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.424 ; 3.426 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.568 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.594 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.331 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.424 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.424 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.424 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #90: Setup slack is -0.823 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.410 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.823 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.412 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.945 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.410 ; 3.412 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.450 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.477 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.382 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.410 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.410 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.410 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #91: Setup slack is -0.823 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.410 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.823 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.412 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.945 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.410 ; 3.412 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.450 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.477 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.382 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.410 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.410 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.410 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #92: Setup slack is -0.823 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.417 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.823 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.419 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.957 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.417 ; 3.419 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.389 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.417 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.417 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.417 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #93: Setup slack is -0.822 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.409 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.822 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.411 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.932 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 10 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.409 ; 3.411 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.382 ; 0.859 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.409 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.409 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.409 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.166 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #94: Setup slack is -0.822 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.451 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.822 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 2.379 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.046 ; 86 ; 0.403 ; 0.979 ; -; Cell ; ; 8 ; 0.194 ; 8 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.139 ; 6 ; 0.139 ; 0.139 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; -; 6.451 ; 2.379 ; ; ; ; ; ; data path ; -; 4.211 ; 0.139 ; FF ; uTco ; 1 ; FF_X96_Y141_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]|q ; -; 4.280 ; 0.069 ; FF ; CELL ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[11] ; -; 5.259 ; 0.979 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|dataf ; -; 5.286 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.292 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.956 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.984 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.989 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[12] ; -; 6.392 ; 0.403 ; FF ; IC ; 1 ; MLABCELL_X76_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~19|datae ; -; 6.451 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X76_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~19|combout ; -; 6.451 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22]|d ; -; 6.451 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22] ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X76_Y158_N14 ; ; vx_fetch|VX_Warp_three|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #95: Setup slack is -0.821 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.408 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.821 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.410 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.964 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.408 ; 3.410 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.448 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.475 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.380 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.408 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.408 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.408 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #96: Setup slack is -0.821 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.408 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.821 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.410 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.964 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.408 ; 3.410 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.448 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.475 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.380 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.408 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.408 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.408 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #97: Setup slack is -0.821 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.431 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.821 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.433 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.970 ; 87 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.431 ; 3.433 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.405 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.431 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.431 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.431 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #98: Setup slack is -0.821 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.371 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.821 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.373 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.876 ; 85 ; 0.108 ; 0.930 ; -; Cell ; ; 12 ; 0.376 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.371 ; 3.373 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.344 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.371 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.371 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.371 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #99: Setup slack is -0.821 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.423 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.821 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.104 ; ; ; ; ; ; -; Data Delay ; 2.353 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.327 ; 76 ; 0.000 ; 2.327 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 2.082 ; 88 ; 0.965 ; 1.117 ; -; Cell ; ; 6 ; 0.139 ; 6 ; 0.000 ; 0.062 ; -; uTco ; ; 1 ; 0.132 ; 6 ; 0.132 ; 0.132 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.070 ; 3.070 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.070 ; 2.327 ; FF ; IC ; 1 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]|clk ; -; 4.070 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10] ; -; 6.423 ; 2.353 ; ; ; ; ; ; data path ; -; 4.202 ; 0.132 ; FF ; uTco ; 1 ; FF_X108_Y155_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]|q ; -; 4.246 ; 0.044 ; FF ; CELL ; 2 ; FF_X108_Y155_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[13] ; -; 5.211 ; 0.965 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|datae ; -; 5.273 ; 0.062 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.279 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.396 ; 1.117 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|dataf ; -; 6.423 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|combout ; -; 6.423 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|d ; -; 6.423 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y158_N25 ; ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #100: Setup slack is -0.820 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.369 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.820 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.371 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.888 ; 86 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.369 ; 3.371 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.674 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.702 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.706 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.341 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.369 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.369 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.369 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #101: Setup slack is -0.820 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.368 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.820 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.370 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.887 ; 86 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.368 ; 3.370 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.674 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.702 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.706 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.340 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.368 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.368 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.368 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #102: Setup slack is -0.820 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.392 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.820 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.394 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.985 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.392 ; 3.394 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.477 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.509 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.365 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.392 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.392 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.392 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #103: Setup slack is -0.819 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.367 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.819 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.369 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.348 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.367 ; 3.369 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.696 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.724 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.728 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.340 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.367 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #104: Setup slack is -0.819 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.366 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.819 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.368 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.885 ; 86 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.366 ; 3.368 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.674 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.702 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.706 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.338 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.366 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.366 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.366 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #105: Setup slack is -0.819 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.373 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.819 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.375 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.875 ; 85 ; 0.108 ; 0.929 ; -; Cell ; ; 12 ; 0.379 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.373 ; 3.375 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.344 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.373 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.373 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.373 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #106: Setup slack is -0.818 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.424 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.818 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.426 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.964 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.424 ; 3.426 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.396 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.424 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.424 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.424 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #107: Setup slack is -0.817 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.390 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.817 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.392 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.937 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.333 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.390 ; 3.392 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.398 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.402 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.363 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.390 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.390 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.390 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #108: Setup slack is -0.816 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.390 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.816 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.392 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.937 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.333 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.390 ; 3.392 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.398 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.402 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.363 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.390 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.390 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.390 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #109: Setup slack is -0.816 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.409 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.816 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.411 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.891 ; 85 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.409 ; 3.411 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.327 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.409 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.409 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.409 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #110: Setup slack is -0.815 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.387 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.815 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.389 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.966 ; 88 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.301 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.387 ; 3.389 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.472 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.499 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.504 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.360 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.387 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #111: Setup slack is -0.813 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.422 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.813 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.424 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.460 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.422 ; 3.424 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.183 ; 0.769 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.212 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.218 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.346 ; 0.128 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.422 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.422 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.422 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #112: Setup slack is -0.812 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.398 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.812 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.400 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.398 ; 3.400 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.592 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.618 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.624 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.336 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.398 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.398 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #113: Setup slack is -0.812 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.404 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.812 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.406 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.947 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.404 ; 3.406 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.325 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.404 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.404 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.404 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #114: Setup slack is -0.812 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.407 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.812 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.409 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 82 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.494 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.407 ; 3.409 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.344 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.424 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.428 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.282 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.407 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.407 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.407 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #115: Setup slack is -0.812 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.812 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.838 ; 86 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.325 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.517 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.851 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.879 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.884 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.282 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #116: Setup slack is -0.812 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.396 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.812 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.398 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.917 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.360 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.396 ; 3.398 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.367 ; 0.844 ; FF ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.396 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #117: Setup slack is -0.812 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.422 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.812 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.424 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.460 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.422 ; 3.424 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.173 ; 0.759 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.200 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.206 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.344 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.422 ; 0.078 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.422 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.422 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #118: Setup slack is -0.810 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.403 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.810 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.405 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.998 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.403 ; 3.405 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.377 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.403 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.403 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.403 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #119: Setup slack is -0.810 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.405 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.810 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.407 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.474 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.405 ; 3.407 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.342 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.422 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.426 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.280 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.405 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.405 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.405 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #120: Setup slack is -0.810 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.405 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.810 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.407 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 82 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.492 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.405 ; 3.407 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.344 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.424 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.428 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.282 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.405 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.405 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.405 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #121: Setup slack is -0.810 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.397 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.810 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.399 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.935 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.397 ; 3.399 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.437 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.464 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.469 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.369 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.397 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.397 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.397 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #122: Setup slack is -0.810 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.397 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.810 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.399 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.935 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.397 ; 3.399 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.437 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.464 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.469 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.369 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.397 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.397 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.397 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #123: Setup slack is -0.809 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.411 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.809 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.413 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.451 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.411 ; 3.413 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.040 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.070 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.076 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.336 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.411 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.411 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.411 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #124: Setup slack is -0.809 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.403 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.809 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.405 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.998 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.403 ; 3.405 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.377 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.403 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.403 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.403 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #125: Setup slack is -0.809 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.381 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.809 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.383 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.950 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.312 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.381 ; 3.383 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.466 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.493 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.498 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.354 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.381 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.381 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.381 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #126: Setup slack is -0.808 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.403 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.808 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.405 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.472 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.403 ; 3.405 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.342 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.422 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.426 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.280 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.403 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.403 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.403 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #127: Setup slack is -0.808 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.418 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.808 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.420 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 3.011 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 8 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.418 ; 3.420 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.610 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.392 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.418 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.418 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.418 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #128: Setup slack is -0.806 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.405 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.806 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.407 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.429 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.405 ; 3.407 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.016 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 6.044 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.050 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.330 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.405 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.405 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.405 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #129: Setup slack is -0.805 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.805 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.867 ; 87 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.290 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.510 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.844 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.872 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.275 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #130: Setup slack is -0.804 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.396 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.804 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.398 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.396 ; 3.398 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.317 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.396 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #131: Setup slack is -0.804 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.391 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.804 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.393 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.986 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.391 ; 3.393 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.365 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.391 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #132: Setup slack is -0.803 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.404 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.803 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.406 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.927 ; 86 ; 0.119 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.404 ; 3.406 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.604 ; 0.119 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.631 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.636 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.682 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.708 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.712 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.837 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.861 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.867 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.271 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.297 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.303 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.317 ; 1.014 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.404 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.404 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.404 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #133: Setup slack is -0.803 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.396 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.803 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.398 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.932 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 10 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.396 ; 3.398 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.314 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.396 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #134: Setup slack is -0.803 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.413 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.803 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.415 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.992 ; 88 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.301 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.413 ; 3.415 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.605 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.387 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.413 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #135: Setup slack is -0.803 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.387 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.803 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.389 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.845 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.423 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.387 ; 3.389 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.460 ; 0.534 ; RR ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.488 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.492 ; 0.004 ; FF ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.295 ; 0.803 ; FF ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.387 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #136: Setup slack is -0.803 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.391 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.803 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.393 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.874 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.391 ; 3.393 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.704 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.730 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.736 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.363 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.391 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #137: Setup slack is -0.803 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.391 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.803 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.393 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.874 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.391 ; 3.393 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.704 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.730 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.736 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.363 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.391 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.391 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #138: Setup slack is -0.802 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.395 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.802 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.397 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.940 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.395 ; 3.397 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.369 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.395 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.395 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.395 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #139: Setup slack is -0.802 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.389 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.802 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.391 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.923 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.389 ; 3.391 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.362 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.389 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #140: Setup slack is -0.802 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.416 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.802 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.418 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.958 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.416 ; 3.418 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.390 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.416 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.416 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.416 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #141: Setup slack is -0.801 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.395 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.801 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.397 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.940 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.395 ; 3.397 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.369 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.395 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.395 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.395 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #142: Setup slack is -0.801 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.389 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.801 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.391 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.923 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.389 ; 3.391 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.362 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.389 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #143: Setup slack is -0.801 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.400 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.801 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.402 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.449 ; 13 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.400 ; 3.402 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.266 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.400 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.400 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.400 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #144: Setup slack is -0.801 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.801 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.351 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.721 ; 81 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.509 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.349 ; 3.351 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.655 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.683 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.687 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.321 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.349 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.349 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.349 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #145: Setup slack is -0.801 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.350 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.801 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.352 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.722 ; 81 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.509 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.350 ; 3.352 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.655 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.683 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.687 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.322 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.350 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.350 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.350 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #146: Setup slack is -0.800 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.387 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.800 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.389 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.942 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.387 ; 3.389 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.532 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.360 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.387 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #147: Setup slack is -0.800 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.396 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.800 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.398 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.872 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.405 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.396 ; 3.398 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.363 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.392 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.396 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.304 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.396 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #148: Setup slack is -0.800 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.348 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.800 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.356 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.736 ; 82 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.493 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.348 ; 3.356 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.654 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.682 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.686 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.320 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.348 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.348 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.348 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #149: Setup slack is -0.800 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.800 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.357 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.737 ; 82 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.493 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.349 ; 3.357 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.654 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.682 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.686 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.321 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.349 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.349 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.349 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #150: Setup slack is -0.800 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.347 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.800 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.349 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.719 ; 81 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.509 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.347 ; 3.349 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.655 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.683 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.687 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.319 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.347 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #151: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.387 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.389 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.942 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.387 ; 3.389 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.532 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.360 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.387 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.387 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #152: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.394 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.396 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 82 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.492 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.394 ; 3.396 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.331 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.411 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.415 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.269 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.394 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.394 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.394 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #153: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.399 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.401 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.941 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.399 ; 3.401 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.372 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.399 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.399 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.399 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #154: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.256 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|sload ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.014 ; ; uTsu ; 1 ; FF_X73_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #155: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.354 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.734 ; 82 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.493 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.346 ; 3.354 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.654 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.682 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.686 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.318 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.346 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #156: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.856 ; 85 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.378 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.325 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.353 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #157: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.806 ; 86 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.264 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|ena ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N32 ; ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #158: Setup slack is -0.799 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.799 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.806 ; 86 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.264 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|ena ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N38 ; ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #159: Setup slack is -0.798 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.385 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.798 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.387 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 82 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.473 ; 14 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.385 ; 3.387 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.673 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.679 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.278 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.385 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.385 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.385 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #160: Setup slack is -0.798 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.391 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.798 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.393 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.391 ; 3.393 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.309 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.391 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.391 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.391 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #161: Setup slack is -0.798 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.798 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.856 ; 85 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.378 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.325 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.353 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N17 ; ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #162: Setup slack is -0.798 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.399 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.798 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.401 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.941 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.399 ; 3.401 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.372 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.399 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.399 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.399 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #163: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.384 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 82 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.472 ; 14 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.384 ; 3.386 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.673 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.679 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.278 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.384 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #164: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.865 ; 86 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.360 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.674 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.702 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.706 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.318 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.345 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #165: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.392 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.394 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 82 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.490 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.392 ; 3.394 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.331 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.411 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.415 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.269 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.392 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.392 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.392 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #166: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.384 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.976 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.384 ; 3.386 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.424 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.451 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.356 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.384 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #167: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.384 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.976 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.384 ; 3.386 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.424 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.451 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.356 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.384 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #168: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.407 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.409 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.976 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.312 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.407 ; 3.409 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.381 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.407 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.407 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.407 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #169: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.382 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.384 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.839 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.424 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.382 ; 3.384 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.460 ; 0.534 ; RR ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.488 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.492 ; 0.004 ; FF ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.289 ; 0.797 ; FF ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.382 ; 0.093 ; FF ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.382 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.382 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #170: Setup slack is -0.797 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.351 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.797 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.353 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.854 ; 85 ; 0.108 ; 0.908 ; -; Cell ; ; 12 ; 0.378 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.351 ; 3.353 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.323 ; 0.908 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|dataf ; -; 6.351 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|combout ; -; 6.351 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|d ; -; 6.351 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N22 ; ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #171: Setup slack is -0.796 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.395 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.796 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.397 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.899 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.378 ; 11 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.395 ; 3.397 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.006 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 6.034 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.040 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.320 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.395 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.395 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.395 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #172: Setup slack is -0.796 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.383 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.796 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.385 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.928 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.383 ; 3.385 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.357 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.383 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.383 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.383 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #173: Setup slack is -0.796 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.460 ; -; Slack ; -0.796 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.256 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|sload ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.460 ; 0.017 ; ; uTsu ; 1 ; FF_X73_Y161_N46 ; ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #174: Setup slack is -0.796 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.796 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.351 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.851 ; 85 ; 0.108 ; 0.905 ; -; Cell ; ; 12 ; 0.379 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.349 ; 3.351 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.320 ; 0.905 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|dataf ; -; 6.349 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|combout ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|d ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N25 ; ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #175: Setup slack is -0.795 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.396 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.795 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.398 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.445 ; 13 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.396 ; 3.398 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.266 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.396 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.396 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #176: Setup slack is -0.795 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.795 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.256 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|sload ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.018 ; ; uTsu ; 1 ; FF_X73_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #177: Setup slack is -0.795 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.378 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.795 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.380 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.920 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.378 ; 3.380 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.350 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.378 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.378 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.378 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #178: Setup slack is -0.794 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.393 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.794 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.395 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.988 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.393 ; 3.395 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.367 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.393 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.393 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.393 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #179: Setup slack is -0.794 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.395 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.794 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.397 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.879 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.395 ; 3.397 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.296 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.323 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.329 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.308 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.395 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.395 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.395 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #180: Setup slack is -0.793 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.366 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.793 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.368 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.903 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.366 ; 3.368 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.347 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.374 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.378 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.339 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.366 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.366 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.366 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #181: Setup slack is -0.793 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.379 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.793 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.381 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 80 ; 0.192 ; 0.712 ; -; Cell ; ; 14 ; 0.543 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.379 ; 3.381 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.573 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.599 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.605 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.317 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.379 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #182: Setup slack is -0.793 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.793 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.349 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.722 ; 81 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.502 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.341 ; 3.349 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.675 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.679 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.313 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.341 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #183: Setup slack is -0.793 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.342 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.793 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.350 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.723 ; 81 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.502 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.342 ; 3.350 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.675 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.679 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.314 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.342 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.342 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.342 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #184: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.392 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.394 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.922 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.350 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.392 ; 3.394 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.536 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.562 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.299 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.392 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.392 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.392 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #185: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.366 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.368 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.903 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.366 ; 3.368 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.347 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.374 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.378 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.339 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.366 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.366 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.366 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #186: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.379 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.381 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.957 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.379 ; 3.381 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.419 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.446 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.451 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.351 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.379 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #187: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.379 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.381 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.957 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.379 ; 3.381 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.419 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.446 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.451 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.351 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.379 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #188: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.385 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.387 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.897 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.369 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.385 ; 3.387 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.303 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.385 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.385 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.385 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #189: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.378 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.732 ; 81 ; 0.192 ; 0.712 ; -; Cell ; ; 14 ; 0.527 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.378 ; 3.386 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.572 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.598 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.604 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.316 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.378 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.378 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.378 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #190: Setup slack is -0.792 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.339 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.792 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.720 ; 81 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.502 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.339 ; 3.347 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.675 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.679 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.311 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.339 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #191: Setup slack is -0.791 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.393 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.791 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.395 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.431 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.393 ; 3.395 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.022 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.052 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.058 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.318 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.393 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.393 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.393 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #192: Setup slack is -0.791 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.385 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.791 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.387 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.978 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.385 ; 3.387 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.357 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.385 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.385 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.385 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #193: Setup slack is -0.791 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.364 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.791 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.366 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.922 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.323 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.364 ; 3.366 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.345 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.372 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.376 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.337 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.364 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.364 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.364 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #194: Setup slack is -0.790 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.364 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.790 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.366 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.922 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.323 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.364 ; 3.366 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.345 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.372 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.376 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.337 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.364 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.364 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.364 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #195: Setup slack is -0.789 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.391 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.789 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.393 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.876 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.391 ; 3.393 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.020 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.049 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.055 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.318 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.391 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.391 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.391 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #196: Setup slack is -0.789 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.338 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.789 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.340 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.884 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.338 ; 3.340 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.643 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.671 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.675 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.310 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.338 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.338 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.338 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #197: Setup slack is -0.789 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.337 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.789 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.339 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.337 ; 3.339 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.643 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.671 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.675 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.309 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.337 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.337 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.337 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #198: Setup slack is -0.789 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.376 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.789 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.378 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.376 ; 3.378 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.521 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.349 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.376 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.376 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.376 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #199: Setup slack is -0.788 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.788 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.881 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.643 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.671 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.675 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.307 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.335 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #200: Setup slack is -0.788 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.376 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.788 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.378 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.376 ; 3.378 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.521 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.349 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.376 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.376 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.376 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #201: Setup slack is -0.788 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.372 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.788 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.374 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.372 ; 3.374 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.344 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.372 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.372 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.372 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #202: Setup slack is -0.787 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.373 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.787 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.375 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.969 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.373 ; 3.375 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.479 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.506 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.512 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.347 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.373 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.373 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.373 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #203: Setup slack is -0.786 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.392 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.786 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.394 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.985 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.392 ; 3.394 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.364 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.392 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.392 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #204: Setup slack is -0.786 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.385 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.786 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.387 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.930 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.385 ; 3.387 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.359 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.385 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.385 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.385 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #205: Setup slack is -0.786 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.381 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.786 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.383 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.824 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.439 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.381 ; 3.383 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.318 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.398 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.402 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.256 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.381 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.381 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.381 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #206: Setup slack is -0.786 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.373 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.786 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.375 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.941 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.373 ; 3.375 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.413 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.440 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.445 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.345 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.373 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.373 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.373 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #207: Setup slack is -0.786 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.373 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.786 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.375 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.941 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.373 ; 3.375 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.413 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.440 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.445 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.345 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.373 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.373 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.373 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #208: Setup slack is -0.785 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.371 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.785 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.379 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.718 ; 80 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.536 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.371 ; 3.379 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.565 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.591 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.597 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.309 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.371 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #209: Setup slack is -0.784 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.384 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.784 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.864 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.384 ; 3.386 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.528 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.554 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.560 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.291 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.384 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.384 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.384 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #210: Setup slack is -0.784 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.379 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.784 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.381 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.824 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.437 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.379 ; 3.381 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.318 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.398 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.402 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.256 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.379 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.379 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.379 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #211: Setup slack is -0.783 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.377 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.783 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.379 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.920 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.377 ; 3.379 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.349 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.377 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.377 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.377 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #212: Setup slack is -0.783 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.783 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.831 ; 87 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.302 ; 9 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.488 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.822 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.850 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.855 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.253 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #213: Setup slack is -0.783 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.175 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.783 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.177 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.706 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.175 ; 3.177 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.175 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|sclr ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N16 ; ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #214: Setup slack is -0.783 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.175 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.783 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.177 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.706 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.175 ; 3.177 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.175 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|sclr ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N26 ; ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #215: Setup slack is -0.783 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.175 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.783 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.177 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.706 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.175 ; 3.177 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.175 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|sclr ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N25 ; ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #216: Setup slack is -0.782 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.388 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.782 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.390 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.459 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.388 ; 3.390 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.108 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.135 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.141 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.312 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.388 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.388 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.388 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #217: Setup slack is -0.782 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.421 ; -; Data Required Time ; 5.639 ; -; Slack ; -0.782 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.090 ; ; ; ; ; ; -; Data Delay ; 2.366 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.312 ; 76 ; 0.000 ; 2.312 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.018 ; 85 ; 0.551 ; 0.786 ; -; Cell ; ; 8 ; 0.216 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.132 ; 6 ; 0.132 ; 0.132 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.055 ; 3.055 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.055 ; 2.312 ; FF ; IC ; 1 ; FF_X90_Y148_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19]|clk ; -; 4.055 ; 0.000 ; FR ; CELL ; 1 ; FF_X90_Y148_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19] ; -; 6.421 ; 2.366 ; ; ; ; ; ; data path ; -; 4.187 ; 0.132 ; FF ; uTco ; 1 ; FF_X90_Y148_N56 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19]|q ; -; 4.230 ; 0.043 ; FF ; CELL ; 1 ; FF_X90_Y148_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19]~la_mlab/laboutb[17] ; -; 4.911 ; 0.681 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|datad ; -; 4.989 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 4.994 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.780 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.806 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.811 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.362 ; 0.551 ; FF ; IC ; 1 ; MLABCELL_X74_Y160_N30 ; High Speed ; vx_fetch|VX_Warp_two|i199~16|datae ; -; 6.421 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X74_Y160_N30 ; High Speed ; vx_fetch|VX_Warp_two|i199~16|combout ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19]|d ; -; 6.421 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19] ; -; 5.465 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.639 ; 0.204 ; ; uTsu ; 1 ; FF_X74_Y160_N32 ; ; vx_fetch|VX_Warp_two|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #218: Setup slack is -0.781 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.367 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.781 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.369 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.879 ; 85 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.368 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.367 ; 3.369 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.561 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.587 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.593 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.305 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.367 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #219: Setup slack is -0.781 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.376 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.781 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.378 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.451 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.376 ; 3.378 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.313 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.393 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.397 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.251 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.376 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.376 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.376 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #220: Setup slack is -0.781 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.381 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.781 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.383 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.381 ; 3.383 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.298 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.381 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.381 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.381 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #221: Setup slack is -0.781 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.781 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.791 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.249 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|ena ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N25 ; ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #222: Setup slack is -0.781 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.781 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.791 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.249 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|ena ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N44 ; ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #223: Setup slack is -0.781 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.379 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.781 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.001 ; ; ; ; ; ; -; Data Delay ; 3.416 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.336 ; 79 ; 0.000 ; 2.336 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.895 ; 85 ; 0.122 ; 0.959 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.963 ; 2.963 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.963 ; 2.336 ; RR ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|clk ; -; 2.963 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; 6.379 ; 3.416 ; ; ; ; ; ; data path ; -; 3.090 ; 0.127 ; RR ; uTco ; 1 ; FF_X38_Y157_N16 ; ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|q ; -; 3.150 ; 0.060 ; RR ; CELL ; 648 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE~la_lab/laboutt[10] ; -; 4.109 ; 0.959 ; RR ; IC ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|datad ; -; 4.189 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|combout ; -; 4.193 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89~la_lab/laboutb[6] ; -; 4.454 ; 0.261 ; FF ; IC ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|dataf ; -; 4.482 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|combout ; -; 4.487 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105~la_lab/laboutt[15] ; -; 5.142 ; 0.655 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datac ; -; 5.228 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.234 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.357 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.420 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.424 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.199 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.226 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.231 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.353 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.379 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.379 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #224: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.388 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.390 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.459 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.388 ; 3.390 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.108 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.135 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.141 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.312 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.388 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.388 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.388 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #225: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.372 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.374 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.855 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.372 ; 3.374 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.293 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.372 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.372 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.372 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #226: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.893 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.334 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.361 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.365 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.326 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.353 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #227: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.175 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.177 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.706 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.175 ; 3.177 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.175 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|sclr ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N38 ; ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #228: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.414 ; -; Data Required Time ; 5.634 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.108 ; ; ; ; ; ; -; Data Delay ; 2.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.004 ; 86 ; 0.361 ; 0.979 ; -; Cell ; ; 8 ; 0.199 ; 8 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.139 ; 6 ; 0.139 ; 0.139 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; -; 6.414 ; 2.342 ; ; ; ; ; ; data path ; -; 4.211 ; 0.139 ; FF ; uTco ; 1 ; FF_X96_Y141_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]|q ; -; 4.280 ; 0.069 ; FF ; CELL ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[11] ; -; 5.259 ; 0.979 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|dataf ; -; 5.286 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.292 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.956 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.984 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.990 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[13] ; -; 6.351 ; 0.361 ; FF ; IC ; 1 ; LABCELL_X75_Y157_N36 ; High Speed ; vx_fetch|VX_Warp_one|i199~17|datae ; -; 6.414 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X75_Y157_N36 ; High Speed ; vx_fetch|VX_Warp_one|i199~17|combout ; -; 6.414 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22]|d ; -; 6.414 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.634 ; 0.200 ; ; uTsu ; 1 ; FF_X75_Y157_N37 ; ; vx_fetch|VX_Warp_one|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #229: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.413 ; -; Data Required Time ; 5.633 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.108 ; ; ; ; ; ; -; Data Delay ; 2.341 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.003 ; 86 ; 0.360 ; 0.979 ; -; Cell ; ; 8 ; 0.199 ; 9 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.139 ; 6 ; 0.139 ; 0.139 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22] ; -; 6.413 ; 2.341 ; ; ; ; ; ; data path ; -; 4.211 ; 0.139 ; FF ; uTco ; 1 ; FF_X96_Y141_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]|q ; -; 4.280 ; 0.069 ; FF ; CELL ; 1 ; FF_X96_Y141_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[11] ; -; 5.259 ; 0.979 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|dataf ; -; 5.286 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.292 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.956 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.984 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.990 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[13] ; -; 6.350 ; 0.360 ; FF ; IC ; 1 ; LABCELL_X75_Y157_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~19|datae ; -; 6.413 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X75_Y157_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~19|combout ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22]|d ; -; 6.413 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.633 ; 0.199 ; ; uTsu ; 1 ; FF_X75_Y157_N43 ; ; vx_fetch|VX_Warp_two|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #230: Setup slack is -0.780 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.175 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.780 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.177 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.706 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.175 ; 3.177 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.175 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|sclr ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N32 ; ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #231: Setup slack is -0.779 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.365 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.779 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.367 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.911 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.365 ; 3.367 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.471 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.498 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.504 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.339 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.365 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.365 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.365 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #232: Setup slack is -0.779 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.779 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.893 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.334 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.361 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.365 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.326 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.353 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #233: Setup slack is -0.779 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.374 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.779 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.376 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.449 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.374 ; 3.376 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.313 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.393 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.397 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.251 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.374 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.374 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.374 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #234: Setup slack is -0.778 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.361 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.778 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.363 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.956 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.361 ; 3.363 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.479 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.506 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.512 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.334 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.361 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #235: Setup slack is -0.778 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.384 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.778 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.927 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.384 ; 3.386 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.356 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.384 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #236: Setup slack is -0.778 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.371 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.778 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.373 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.906 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.371 ; 3.373 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.345 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.371 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #237: Setup slack is -0.778 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.370 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.778 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.372 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.874 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.377 ; 11 ; 0.000 ; 0.079 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.370 ; 3.372 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.291 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.370 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.370 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.370 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #238: Setup slack is -0.778 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.326 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.778 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.328 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.699 ; 81 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.508 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.326 ; 3.328 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.655 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.683 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.687 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.299 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.326 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.326 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.326 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #239: Setup slack is -0.777 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.371 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.777 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.373 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.906 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.371 ; 3.373 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.345 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.371 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #240: Setup slack is -0.777 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.777 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.351 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.961 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.270 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.349 ; 3.351 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.466 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.322 ; 0.856 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|dataf ; -; 6.349 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~521|combout ; -; 6.349 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|d ; -; 6.349 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #241: Setup slack is -0.777 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.777 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.218 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|sclr ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N43 ; ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #242: Setup slack is -0.777 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.777 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.218 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|sclr ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #243: Setup slack is -0.777 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.777 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.218 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|sclr ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N40 ; ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #244: Setup slack is -0.777 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.325 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.777 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.333 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.714 ; 81 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.492 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.325 ; 3.333 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.654 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.682 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.686 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.298 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.325 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.325 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.325 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #245: Setup slack is -0.776 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.369 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.776 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.371 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.925 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.369 ; 3.371 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.343 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.369 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.369 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.369 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #246: Setup slack is -0.776 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.363 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.776 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.365 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.954 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.291 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.363 ; 3.365 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.502 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.508 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.336 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.363 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.363 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.363 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #247: Setup slack is -0.776 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.776 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.218 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|sclr ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.054 ; ; uTsu ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #248: Setup slack is -0.776 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.776 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.834 ; 85 ; 0.108 ; 0.888 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.303 ; 0.888 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|dataf ; -; 6.330 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|combout ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|d ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #249: Setup slack is -0.776 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.371 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.776 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.001 ; ; ; ; ; ; -; Data Delay ; 3.408 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.336 ; 79 ; 0.000 ; 2.336 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.887 ; 85 ; 0.114 ; 0.959 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.963 ; 2.963 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.963 ; 2.336 ; RR ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|clk ; -; 2.963 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; 6.371 ; 3.408 ; ; ; ; ; ; data path ; -; 3.090 ; 0.127 ; RR ; uTco ; 1 ; FF_X38_Y157_N16 ; ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|q ; -; 3.150 ; 0.060 ; RR ; CELL ; 648 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE~la_lab/laboutt[10] ; -; 4.109 ; 0.959 ; RR ; IC ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|datad ; -; 4.189 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|combout ; -; 4.193 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89~la_lab/laboutb[6] ; -; 4.454 ; 0.261 ; FF ; IC ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|dataf ; -; 4.482 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|combout ; -; 4.487 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105~la_lab/laboutt[15] ; -; 5.142 ; 0.655 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datac ; -; 5.228 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.234 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.357 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.420 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.424 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.199 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.226 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.231 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.345 ; 0.114 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.371 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.371 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.163 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #250: Setup slack is -0.775 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.369 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.775 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.371 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.925 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.369 ; 3.371 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.343 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.369 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.369 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.369 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #251: Setup slack is -0.775 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.363 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.775 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.365 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.954 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.291 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.363 ; 3.365 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.502 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.508 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.336 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.363 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.363 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.363 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #252: Setup slack is -0.775 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.370 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.775 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.372 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 83 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.370 ; 3.372 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.307 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.387 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.391 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.245 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.370 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.370 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.370 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #253: Setup slack is -0.775 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.368 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.775 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.370 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.908 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.368 ; 3.370 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.341 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.368 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.368 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.368 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #254: Setup slack is -0.775 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.414 ; -; Data Required Time ; 5.639 ; -; Slack ; -0.775 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.090 ; ; ; ; ; ; -; Data Delay ; 2.359 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.312 ; 76 ; 0.000 ; 2.312 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.062 ; 87 ; 0.551 ; 0.786 ; -; Cell ; ; 8 ; 0.164 ; 7 ; 0.000 ; 0.059 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.055 ; 3.055 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.055 ; 2.312 ; FF ; IC ; 1 ; FF_X92_Y148_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19]|clk ; -; 4.055 ; 0.000 ; FR ; CELL ; 1 ; FF_X92_Y148_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19] ; -; 6.414 ; 2.359 ; ; ; ; ; ; data path ; -; 4.188 ; 0.133 ; FF ; uTco ; 1 ; FF_X92_Y148_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19]|q ; -; 4.231 ; 0.043 ; FF ; CELL ; 1 ; FF_X92_Y148_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19]~la_mlab/laboutt[9] ; -; 4.956 ; 0.725 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|dataf ; -; 4.982 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 4.987 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.773 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.799 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.804 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.355 ; 0.551 ; FF ; IC ; 1 ; MLABCELL_X74_Y160_N30 ; High Speed ; vx_fetch|VX_Warp_two|i199~16|datae ; -; 6.414 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X74_Y160_N30 ; High Speed ; vx_fetch|VX_Warp_two|i199~16|combout ; -; 6.414 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19]|d ; -; 6.414 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y160_N32 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[19] ; -; 5.465 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.639 ; 0.204 ; ; uTsu ; 1 ; FF_X74_Y160_N32 ; ; vx_fetch|VX_Warp_two|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #255: Setup slack is -0.773 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.368 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.773 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.370 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 83 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.460 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.368 ; 3.370 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.307 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.387 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.391 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.245 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.368 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.368 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.368 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #256: Setup slack is -0.772 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.359 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.772 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 83 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.359 ; 3.361 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.621 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.647 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.653 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.252 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.359 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #257: Setup slack is -0.772 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.327 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.772 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.827 ; 85 ; 0.108 ; 0.944 ; -; Cell ; ; 12 ; 0.380 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.327 ; 3.329 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.298 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.327 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.327 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.327 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #258: Setup slack is -0.772 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.327 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.772 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.826 ; 85 ; 0.108 ; 0.943 ; -; Cell ; ; 12 ; 0.381 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.327 ; 3.329 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.297 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.327 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.327 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.327 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #259: Setup slack is -0.772 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.359 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.772 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.894 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.359 ; 3.361 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.333 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.359 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #260: Setup slack is -0.771 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.771 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 83 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.621 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.647 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.653 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.252 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.358 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #261: Setup slack is -0.771 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.771 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.935 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.303 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.497 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.331 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.358 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #262: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.369 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.371 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 85 ; 0.108 ; 0.787 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.369 ; 3.371 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.980 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 6.008 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.014 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.294 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.369 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.369 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.369 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #263: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.384 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.386 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.979 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.384 ; 3.386 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.358 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.384 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.384 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #264: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.898 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.471 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.498 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.504 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.326 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.353 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #265: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.324 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.326 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.823 ; 85 ; 0.108 ; 0.940 ; -; Cell ; ; 12 ; 0.381 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.324 ; 3.326 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.294 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.324 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.324 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.324 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #266: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.357 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.359 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.357 ; 3.359 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.331 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.357 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.357 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.357 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #267: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.371 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.373 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.845 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.371 ; 3.373 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.272 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.299 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.305 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.284 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.371 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.371 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.371 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #268: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.935 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.303 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.497 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.331 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.358 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #269: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.326 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.700 ; 81 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.501 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.318 ; 3.326 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.675 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.679 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.291 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.318 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #270: Setup slack is -0.770 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[2] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.386 ; -; Data Required Time ; 5.616 ; -; Slack ; -0.770 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.397 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.818 ; 83 ; 0.122 ; 0.775 ; -; Cell ; ; 16 ; 0.459 ; 14 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2] ; -; 6.386 ; 3.397 ; ; ; ; ; ; data path ; -; 3.109 ; 0.120 ; RR ; uTco ; 1 ; FF_X51_Y153_N52 ; ; vx_csr_handler|decode_csr_address[2]|q ; -; 3.175 ; 0.066 ; RR ; CELL ; 686 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]~la_lab/laboutb[14] ; -; 3.914 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|datae ; -; 3.991 ; 0.077 ; RF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|combout ; -; 3.997 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145~la_mlab/laboutb[9] ; -; 4.438 ; 0.441 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|datac ; -; 4.519 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.524 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.879 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.907 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.913 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.176 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.235 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.241 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.364 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.427 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.431 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.206 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.233 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.238 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.360 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.386 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.386 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.386 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.616 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #271: Setup slack is -0.769 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.368 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.769 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.370 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 85 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.368 ; 3.370 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.509 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.234 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.368 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.368 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.368 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #272: Setup slack is -0.769 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.769 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.884 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.349 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.454 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.481 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.260 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.353 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #273: Setup slack is -0.769 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.368 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.769 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.370 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.890 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.368 ; 3.370 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.491 ; 0.573 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.518 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.341 ; 0.817 ; FF ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.368 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.368 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.368 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #274: Setup slack is -0.768 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.364 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.768 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.366 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.893 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.351 ; 10 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.364 ; 3.366 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.331 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.360 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.364 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.272 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.364 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.364 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.364 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #275: Setup slack is -0.768 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.369 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.768 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.371 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.864 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.369 ; 3.371 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.270 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.297 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.303 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.282 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.369 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.369 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.369 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #276: Setup slack is -0.767 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.367 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.767 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.369 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.962 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.367 ; 3.369 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.340 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.367 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #277: Setup slack is -0.767 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.359 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.767 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.845 ; 85 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.359 ; 3.361 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.280 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.359 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.359 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.359 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #278: Setup slack is -0.767 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.767 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.934 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.321 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.348 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.352 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.313 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.340 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #279: Setup slack is -0.767 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.182 ; -; Data Required Time ; 5.415 ; -; Slack ; -0.767 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.184 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.712 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.182 ; 3.184 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.182 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.182 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.415 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #280: Setup slack is -0.767 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.369 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.767 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.371 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.892 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.369 ; 3.371 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.546 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.572 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.578 ; 0.006 ; FF ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.342 ; 0.764 ; FF ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.369 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.369 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.369 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #281: Setup slack is -0.766 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.766 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.316 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.333 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.314 ; 3.316 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.643 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.671 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.675 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.287 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.314 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #282: Setup slack is -0.766 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.367 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.766 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.369 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.962 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.367 ; 3.369 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.340 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.367 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.367 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #283: Setup slack is -0.766 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.766 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.934 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.321 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.348 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.352 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.313 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.340 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #284: Setup slack is -0.766 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.182 ; -; Data Required Time ; 5.416 ; -; Slack ; -0.766 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.184 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.712 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.182 ; 3.184 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.182 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.182 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.416 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #285: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.352 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.354 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.806 ; 84 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.428 ; 13 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.352 ; 3.354 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.614 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.640 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.646 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.245 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.352 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #286: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.316 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.818 ; 85 ; 0.108 ; 0.935 ; -; Cell ; ; 12 ; 0.378 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.316 ; 3.318 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.288 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.316 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.316 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.316 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #287: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.896 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.332 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.358 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #288: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.352 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.354 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.919 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.314 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.352 ; 3.354 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.463 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.491 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.497 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.325 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.352 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #289: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.375 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.377 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.987 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.270 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.375 ; 3.377 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.567 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.349 ; 0.782 ; RR ; IC ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|dataf ; -; 6.375 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~796|combout ; -; 6.375 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|d ; -; 6.375 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #290: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.822 ; 85 ; 0.108 ; 0.876 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.291 ; 0.876 ; FF ; IC ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|dataf ; -; 6.318 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|combout ; -; 6.318 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|d ; -; 6.318 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.162 ; ; uTsu ; 1 ; FF_X80_Y149_N44 ; ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #291: Setup slack is -0.765 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[2] ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.378 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.765 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.389 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.810 ; 83 ; 0.114 ; 0.775 ; -; Cell ; ; 16 ; 0.459 ; 14 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2] ; -; 6.378 ; 3.389 ; ; ; ; ; ; data path ; -; 3.109 ; 0.120 ; RR ; uTco ; 1 ; FF_X51_Y153_N52 ; ; vx_csr_handler|decode_csr_address[2]|q ; -; 3.175 ; 0.066 ; RR ; CELL ; 686 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]~la_lab/laboutb[14] ; -; 3.914 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|datae ; -; 3.991 ; 0.077 ; RF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|combout ; -; 3.997 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145~la_mlab/laboutb[9] ; -; 4.438 ; 0.441 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|datac ; -; 4.519 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.524 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.879 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.907 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.913 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.176 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.235 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.241 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.364 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.427 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.431 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.206 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.233 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.238 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.352 ; 0.114 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.378 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.378 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.378 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.163 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #292: Setup slack is -0.764 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.351 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.764 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.353 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.806 ; 84 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.427 ; 13 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.351 ; 3.353 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.614 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.640 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.646 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.245 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.351 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.351 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.351 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #293: Setup slack is -0.764 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.764 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.896 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.332 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.358 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #294: Setup slack is -0.764 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.352 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.764 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.354 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.919 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.314 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.352 ; 3.354 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.463 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.491 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.497 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.325 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.352 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #295: Setup slack is -0.764 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.347 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.764 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.349 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.347 ; 3.349 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.511 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.538 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.544 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.320 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.347 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #296: Setup slack is -0.764 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.370 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.764 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.372 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.370 ; 3.372 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.128 ; 0.713 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|dataf ; -; 6.158 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|combout ; -; 6.164 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35~la_mlab/laboutt[9] ; -; 6.294 ; 0.130 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|datae ; -; 6.370 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.370 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.370 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #297: Setup slack is -0.763 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.364 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.763 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.366 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 85 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.364 ; 3.366 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.509 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.234 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.364 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.364 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.364 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #298: Setup slack is -0.763 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.763 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.348 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.941 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.346 ; 3.348 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.535 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.562 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.567 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.318 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.346 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #299: Setup slack is -0.763 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_address[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.763 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.121 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.746 ; 84 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.410 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.419 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.202 ; 0.783 ; RR ; IC ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|datae ; -; 6.275 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.377 ; 2.877 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -; 5.377 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.347 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.165 ; ; uTsu ; 1 ; FF_X49_Y149_N28 ; ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #300: Setup slack is -0.763 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.763 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.494 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.308 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.335 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #301: Setup slack is -0.762 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.376 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.762 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.378 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.921 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.376 ; 3.378 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.350 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.376 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.376 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.376 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #302: Setup slack is -0.762 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.361 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.762 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.363 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.896 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.361 ; 3.363 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.335 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.361 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #303: Setup slack is -0.762 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.762 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.915 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.300 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.316 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.343 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.347 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.308 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.335 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #304: Setup slack is -0.762 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.357 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.762 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.359 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.825 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.413 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.357 ; 3.359 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.501 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.530 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.535 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.277 ; 0.742 ; FF ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.357 ; 0.080 ; FF ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.357 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.357 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #305: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.360 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.362 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.445 ; 13 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.360 ; 3.362 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.470 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.501 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.226 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.360 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.360 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.360 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #306: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.252 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.345 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.345 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.345 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #307: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.915 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.300 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.316 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.343 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.347 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.308 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.335 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #308: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.360 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.362 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.845 ; 85 ; 0.106 ; 1.302 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.360 ; 3.362 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.243 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.360 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.360 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.360 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #309: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.339 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.341 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.881 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.339 ; 3.341 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.312 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.339 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #310: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.352 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.354 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.893 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.352 ; 3.354 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.325 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.352 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #311: Setup slack is -0.761 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[25] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.389 ; -; Data Required Time ; 5.628 ; -; Slack ; -0.761 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 2.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.996 ; 86 ; 0.421 ; 0.887 ; -; Cell ; ; 8 ; 0.188 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; 6.389 ; 2.317 ; ; ; ; ; ; data path ; -; 4.205 ; 0.133 ; FF ; uTco ; 1 ; FF_X108_Y149_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|q ; -; 4.249 ; 0.044 ; FF ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]~la_lab/laboutb[6] ; -; 4.937 ; 0.688 ; FF ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|datae ; -; 5.021 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 5.025 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.912 ; 0.887 ; FF ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.937 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.942 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.363 ; 0.421 ; FF ; IC ; 1 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|dataf ; -; 6.389 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|combout ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]|d ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25] ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25] ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.628 ; 0.199 ; ; uTsu ; 1 ; FF_X75_Y158_N38 ; ; vx_fetch|VX_Warp_three|real_PC[25] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #312: Setup slack is -0.760 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.356 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.760 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.358 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.835 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.356 ; 3.358 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.323 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.352 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.356 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.264 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.356 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.356 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.356 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #313: Setup slack is -0.760 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.760 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.813 ; 85 ; 0.108 ; 0.930 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.283 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.310 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #314: Setup slack is -0.760 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.360 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.760 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.362 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.410 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.360 ; 3.362 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.504 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.530 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.536 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.267 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.360 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.360 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.360 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #315: Setup slack is -0.760 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.359 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.760 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.915 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.359 ; 3.361 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.333 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.359 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #316: Setup slack is -0.760 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.760 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.908 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.271 ; 0.703 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|datac ; -; 6.353 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~794|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.168 ; ; uTsu ; 1 ; FF_X95_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #317: Setup slack is -0.760 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.389 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.760 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 2.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.996 ; 86 ; 0.421 ; 0.887 ; -; Cell ; ; 8 ; 0.188 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; 6.389 ; 2.317 ; ; ; ; ; ; data path ; -; 4.205 ; 0.133 ; FF ; uTco ; 1 ; FF_X108_Y149_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|q ; -; 4.249 ; 0.044 ; FF ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]~la_lab/laboutb[6] ; -; 4.937 ; 0.688 ; FF ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|datae ; -; 5.021 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 5.025 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.912 ; 0.887 ; FF ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.937 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.942 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.363 ; 0.421 ; FF ; IC ; 1 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|dataf ; -; 6.389 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|combout ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE|d ; -; 6.389 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X75_Y158_N37 ; ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #318: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.344 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.346 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.875 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.349 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.344 ; 3.346 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.454 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.481 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.251 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.344 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.344 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.344 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #319: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.359 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.904 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.359 ; 3.361 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.557 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.332 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.359 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #320: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.886 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.325 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.353 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.353 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #321: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.348 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.884 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.346 ; 3.348 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.320 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.346 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #322: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.271 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.353 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #323: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.372 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.374 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.372 ; 3.374 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.285 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.372 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.372 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.372 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #324: Setup slack is -0.759 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.355 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.759 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.357 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.877 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.355 ; 3.357 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.491 ; 0.573 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.518 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.328 ; 0.804 ; FF ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.355 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.355 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.355 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #325: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.700 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.612 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.640 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.644 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.278 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.306 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #326: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.701 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.612 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.640 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.644 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.279 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.307 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #327: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.359 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.361 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.904 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.359 ; 3.361 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.557 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.332 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.359 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.359 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #328: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.812 ; 85 ; 0.108 ; 0.929 ; -; Cell ; ; 12 ; 0.380 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.283 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.312 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.312 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.312 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #329: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.502 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.528 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.265 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.358 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.358 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.358 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #330: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N10 ; ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #331: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N4 ; ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #332: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.348 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.350 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.348 ; 3.350 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.321 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.348 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.348 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.348 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #333: Setup slack is -0.758 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_csr_handler|decode_csr_address[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.498 ; -; Slack ; -0.758 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.141 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.872 ; 88 ; 0.666 ; 0.817 ; -; Cell ; ; 8 ; 0.267 ; 8 ; 0.000 ; 0.112 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.158 ; 79 ; 0.000 ; 2.158 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.256 ; 3.264 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.868 ; 0.666 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|dataa ; -; 3.980 ; 0.112 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.986 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.663 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.690 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.694 ; 0.004 ; RR ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.406 ; 0.712 ; RR ; IC ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|dataf ; -; 5.434 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|combout ; -; 5.439 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4~la_lab/laboutb[19] ; -; 6.256 ; 0.817 ; FF ; IC ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.351 ; 2.851 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.223 ; 2.158 ; RR ; IC ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4]|clk ; -; 5.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4] ; -; 5.351 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.321 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.498 ; 0.177 ; ; uTsu ; 1 ; FF_X38_Y157_N17 ; ; vx_csr_handler|decode_csr_address[4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #334: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.612 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.640 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.644 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.276 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.304 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #335: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.611 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.639 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.643 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.278 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.306 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #336: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.611 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.639 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.643 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.277 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.305 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #337: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.351 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.353 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.905 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.351 ; 3.353 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.323 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.351 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.351 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.351 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #338: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.835 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.259 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.286 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.292 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.271 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.358 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.358 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.358 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #339: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N14 ; ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #340: Setup slack is -0.757 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.757 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N5 ; ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #341: Setup slack is -0.756 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.756 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.611 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.639 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.643 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.275 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.303 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #342: Setup slack is -0.756 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.756 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.934 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.312 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.340 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #343: Setup slack is -0.756 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.756 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.899 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.311 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.310 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.337 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.341 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.302 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.329 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #344: Setup slack is -0.756 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.337 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.756 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.339 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.879 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.337 ; 3.339 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.511 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.538 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.544 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.310 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.337 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.337 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.337 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #345: Setup slack is -0.756 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.362 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.756 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.364 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.845 ; 85 ; 0.106 ; 1.302 ; -; Cell ; ; 12 ; 0.398 ; 12 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.362 ; 3.364 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.243 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.362 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.362 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.362 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #346: Setup slack is -0.756 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.756 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.710 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.478 ; 14 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.179 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|datab ; -; 6.307 ; 0.128 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|combout ; -; 6.307 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|d ; -; 6.307 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y152_N32 ; ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #347: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.357 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.359 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.839 ; 85 ; 0.108 ; 0.787 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.357 ; 3.359 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.986 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.016 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.022 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.282 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.357 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.357 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.357 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #348: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.356 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.358 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.441 ; 13 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.356 ; 3.358 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.470 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.501 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.226 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.356 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.356 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.356 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #349: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.338 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.340 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.338 ; 3.340 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.527 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.554 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.559 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.310 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.338 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.338 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.338 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #350: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.877 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.447 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.474 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.480 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.315 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.341 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #351: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.899 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.311 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.310 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.337 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.341 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.302 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.329 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #352: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N32 ; ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #353: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N44 ; ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #354: Setup slack is -0.755 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.755 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.219 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|sload ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #355: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.360 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.362 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.448 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.360 ; 3.362 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.080 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.107 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.113 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.284 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.360 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.360 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.360 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #356: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.360 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.362 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.893 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.360 ; 3.362 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.332 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.360 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.360 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.360 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #357: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.348 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.886 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.079 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.346 ; 3.348 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.610 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.267 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.346 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.346 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.346 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #358: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.952 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.381 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.408 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.413 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.313 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.341 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|d ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #359: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.952 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.381 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.408 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.413 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.313 ; 0.900 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|dataf ; -; 6.341 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~860|combout ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|d ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N47 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N47 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #360: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.680 ; 80 ; 0.192 ; 0.681 ; -; Cell ; ; 14 ; 0.554 ; 17 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.970 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.996 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.002 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.280 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.353 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #361: Setup slack is -0.754 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.754 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.481 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.508 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.513 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.261 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.353 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #362: Setup slack is -0.753 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.339 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.753 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.341 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.896 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.339 ; 3.341 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.478 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.313 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.339 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #363: Setup slack is -0.753 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.413 ; -; Slack ; -0.753 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.141 ; ; ; ; ; ; -; Data Delay ; 3.174 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.836 ; 89 ; 0.630 ; 0.817 ; -; Cell ; ; 8 ; 0.211 ; 7 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.158 ; 79 ; 0.000 ; 2.158 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.166 ; 3.174 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.810 ; 0.630 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|datad ; -; 3.890 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.896 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.573 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.600 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.604 ; 0.004 ; RR ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.316 ; 0.712 ; RR ; IC ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|dataf ; -; 5.344 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|combout ; -; 5.349 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4~la_lab/laboutb[19] ; -; 6.166 ; 0.817 ; FF ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|d ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.351 ; 2.851 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.223 ; 2.158 ; RR ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|clk ; -; 5.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; 5.351 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.321 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.413 ; 0.092 ; ; uTsu ; 1 ; FF_X38_Y157_N16 ; ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #364: Setup slack is -0.753 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.352 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.753 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.695 ; 80 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.538 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.352 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.969 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.995 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 6.001 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.279 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.352 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.352 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.352 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #365: Setup slack is -0.753 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.365 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.753 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.367 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.907 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.365 ; 3.367 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.339 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.365 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.365 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.365 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #366: Setup slack is -0.753 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.552 ; -; Slack ; -0.753 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.710 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.476 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.179 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|datab ; -; 6.305 ; 0.126 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|combout ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|d ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.552 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y152_N34 ; ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #367: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.361 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.363 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.361 ; 3.363 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.122 ; 0.769 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.151 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.157 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.285 ; 0.128 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.361 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #368: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.360 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.362 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.448 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.360 ; 3.362 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.080 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.107 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.113 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.284 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.360 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.360 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.360 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #369: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.358 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.360 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.912 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.358 ; 3.360 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.330 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.358 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.358 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #370: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.937 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.319 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.345 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #371: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.222 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.224 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.827 ; 88 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.275 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.222 ; 3.224 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.457 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.791 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.819 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.824 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.222 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #372: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.351 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.359 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.706 ; 81 ; 0.142 ; 0.710 ; -; Cell ; ; 14 ; 0.528 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.351 ; 3.359 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.962 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.990 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.996 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.276 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.351 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.351 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.351 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #373: Setup slack is -0.752 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.353 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.752 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.355 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.353 ; 3.355 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.481 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.508 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.513 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.261 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.353 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.353 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #374: Setup slack is -0.751 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.361 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.751 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.363 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.361 ; 3.363 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.112 ; 0.759 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.139 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.145 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.283 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.361 ; 0.078 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.361 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #375: Setup slack is -0.751 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.751 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.817 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.243 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.336 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #376: Setup slack is -0.751 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.751 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.937 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.319 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.345 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #377: Setup slack is -0.751 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[1] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.751 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.079 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.317 ; 79 ; 0.000 ; 2.317 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.678 ; 81 ; 0.127 ; 0.747 ; -; Cell ; ; 16 ; 0.447 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.183 ; 6 ; 0.183 ; 0.183 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.944 ; 2.944 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.944 ; 2.317 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 2.944 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 6.252 ; 3.308 ; ; ; ; ; ; data path ; -; 3.127 ; 0.183 ; FF ; uTco ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1]|q ; -; 3.195 ; 0.068 ; FF ; CELL ; 4 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]~la_lab/laboutt[4] ; -; 3.820 ; 0.625 ; FF ; IC ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|dataf ; -; 3.848 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|combout ; -; 3.852 ; 0.004 ; FF ; CELL ; 71 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22~la_lab/laboutb[2] ; -; 4.224 ; 0.372 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|datac ; -; 4.316 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|combout ; -; 4.321 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28~la_mlab/laboutt[2] ; -; 4.448 ; 0.127 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.742 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.817 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.821 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.254 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.281 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.287 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.444 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.472 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.477 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.224 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.252 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #378: Setup slack is -0.750 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.750 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.696 ; 81 ; 0.192 ; 0.712 ; -; Cell ; ; 14 ; 0.520 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.530 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.556 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.562 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.274 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.336 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #379: Setup slack is -0.750 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.750 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.348 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.840 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.346 ; 3.348 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.470 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.547 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.551 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.319 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.346 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #380: Setup slack is -0.749 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.749 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.428 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.529 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.555 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.561 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.273 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.335 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #381: Setup slack is -0.749 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.749 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.351 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.887 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.349 ; 3.351 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.266 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.349 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #382: Setup slack is -0.749 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.348 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.749 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.350 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.886 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.348 ; 3.350 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.322 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.348 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.348 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.348 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #383: Setup slack is -0.749 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.749 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.867 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.354 ; 11 ; 0.000 ; 0.079 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.605 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.262 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.341 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.341 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.341 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #384: Setup slack is -0.748 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.748 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.876 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.557 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.304 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.332 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.332 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.332 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #385: Setup slack is -0.748 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.350 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.748 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.352 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.674 ; 80 ; 0.192 ; 0.690 ; -; Cell ; ; 14 ; 0.557 ; 17 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.350 ; 3.352 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.979 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.008 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.014 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.277 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.350 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.350 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.350 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #386: Setup slack is -0.748 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.377 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.748 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.098 ; ; ; ; ; ; -; Data Delay ; 2.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.314 ; 76 ; 0.000 ; 2.314 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.939 ; 84 ; 0.403 ; 0.872 ; -; Cell ; ; 8 ; 0.241 ; 10 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.140 ; 6 ; 0.140 ; 0.140 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.057 ; 3.057 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.057 ; 2.314 ; FF ; IC ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]|clk ; -; 4.057 ; 0.000 ; FR ; CELL ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; -; 6.377 ; 2.320 ; ; ; ; ; ; data path ; -; 4.197 ; 0.140 ; FF ; uTco ; 1 ; FF_X92_Y141_N41 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]|q ; -; 4.266 ; 0.069 ; FF ; CELL ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[7] ; -; 5.138 ; 0.872 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|datad ; -; 5.212 ; 0.074 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.218 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.882 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.910 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.915 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[12] ; -; 6.318 ; 0.403 ; FF ; IC ; 1 ; MLABCELL_X76_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~19|datae ; -; 6.377 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X76_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~19|combout ; -; 6.377 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22]|d ; -; 6.377 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22] ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X76_Y158_N14 ; ; vx_fetch|VX_Warp_three|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #387: Setup slack is -0.748 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.748 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.493 ; 0.005 ; FF ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.302 ; 0.809 ; FF ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.329 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #388: Setup slack is -0.747 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.347 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.747 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.349 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.408 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.347 ; 3.349 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.517 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.523 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.254 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.347 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.347 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.347 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #389: Setup slack is -0.747 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.747 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.918 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.314 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.340 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #390: Setup slack is -0.747 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.747 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.357 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.689 ; 80 ; 0.192 ; 0.690 ; -; Cell ; ; 14 ; 0.541 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.349 ; 3.357 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.978 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.007 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.013 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.276 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.349 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #391: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.673 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.679 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.306 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.334 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #392: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.363 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.647 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.673 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.679 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.306 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.334 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #393: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.864 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.447 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.474 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.480 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.302 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.329 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #394: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.876 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.312 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.340 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #395: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.925 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.307 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.333 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #396: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.918 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.314 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.340 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #397: Setup slack is -0.746 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.350 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.746 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.352 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.350 ; 3.352 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.377 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.407 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.411 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.264 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.350 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.350 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.350 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #398: Setup slack is -0.745 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.745 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.697 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.477 ; 14 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.166 ; 0.751 ; FF ; IC ; 1 ; LABCELL_X79_Y151_N6 ; High Speed ; vx_d_e_reg|i385~6|dataa ; -; 6.293 ; 0.127 ; FR ; CELL ; 1 ; LABCELL_X79_Y151_N6 ; High Speed ; vx_d_e_reg|i385~6|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #399: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.782 ; 84 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.598 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.626 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.630 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.265 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.293 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #400: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 84 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.598 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.626 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.630 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.264 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.292 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #401: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.327 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.327 ; 3.329 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.478 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.300 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.327 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.327 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.327 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #402: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.811 ; 85 ; 0.108 ; 0.944 ; -; Cell ; ; 12 ; 0.369 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.270 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.299 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #403: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.810 ; 85 ; 0.108 ; 0.943 ; -; Cell ; ; 12 ; 0.370 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.269 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.299 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #404: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.876 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.351 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.246 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.273 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.279 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.258 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.345 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.345 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.345 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #405: Setup slack is -0.744 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.350 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.744 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.352 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.873 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.350 ; 3.352 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.323 ; 0.800 ; FF ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.350 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.350 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.350 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #406: Setup slack is -0.743 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.743 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 83 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.440 ; 13 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.592 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.618 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.624 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.223 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.330 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.330 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.330 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #407: Setup slack is -0.743 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.743 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.779 ; 84 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.598 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.626 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.630 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.262 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.290 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #408: Setup slack is -0.743 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.743 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.929 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.309 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.336 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #409: Setup slack is -0.743 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.743 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.851 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.365 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.256 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.335 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.335 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.335 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #410: Setup slack is -0.743 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.338 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.743 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.340 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.420 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.338 ; 3.340 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.275 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.355 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.359 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.213 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|datab ; -; 6.338 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~840|combout ; -; 6.338 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|d ; -; 6.338 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #411: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 83 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.439 ; 13 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.592 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.618 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.624 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.223 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.329 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #412: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.867 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.467 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.302 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.328 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #413: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.807 ; 85 ; 0.108 ; 0.940 ; -; Cell ; ; 12 ; 0.370 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.266 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.296 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #414: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_f_d_reg|curr_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.207 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.209 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.752 ; 86 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.207 ; 3.209 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.877 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.905 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.910 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.207 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|ena ; -; 6.207 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N32 ; ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #415: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_f_d_reg|curr_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.207 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.209 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.752 ; 86 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.207 ; 3.209 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.877 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.905 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.910 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.207 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|ena ; -; 6.207 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N38 ; ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #416: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.908 ; 87 ; 0.106 ; 1.378 ; -; Cell ; ; 12 ; 0.309 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.306 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.336 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #417: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.323 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.323 ; 3.325 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.437 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.517 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.295 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.323 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.323 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.323 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #418: Setup slack is -0.742 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.347 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.742 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.349 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.347 ; 3.349 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.320 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.347 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #419: Setup slack is -0.741 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.741 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.829 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.258 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.341 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.341 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #420: Setup slack is -0.741 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.347 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.741 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.349 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.347 ; 3.349 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.319 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.347 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.347 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #421: Setup slack is -0.741 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.741 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.902 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.308 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.334 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #422: Setup slack is -0.741 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.342 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.741 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.344 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.840 ; 85 ; 0.096 ; 1.046 ; -; Cell ; ; 14 ; 0.382 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.342 ; 3.344 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.493 ; 0.096 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.569 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.574 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.620 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.646 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.650 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.775 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.799 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.805 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.209 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.235 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.241 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.255 ; 1.014 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.342 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.342 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.342 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #423: Setup slack is -0.741 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.741 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.055 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.418 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.168 ; 79 ; 0.000 ; 2.168 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.275 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.355 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.359 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.213 ; 0.854 ; RR ; IC ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|datab ; -; 6.336 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X92_Y162_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~845|combout ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|d ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.443 ; 2.943 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.233 ; 2.168 ; RR ; IC ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13]|clk ; -; 5.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y162_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -; 5.443 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.413 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.182 ; ; uTsu ; 1 ; FF_X92_Y162_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #424: Setup slack is -0.741 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.741 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.906 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.302 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.328 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #425: Setup slack is -0.740 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.740 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.902 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.308 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.334 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #426: Setup slack is -0.740 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.342 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.740 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.350 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.675 ; 80 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.550 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.342 ; 3.350 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.971 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 6.000 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 6.006 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.269 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.342 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.342 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.342 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #427: Setup slack is -0.740 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.740 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.829 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.388 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.470 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.547 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.552 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.309 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.336 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #428: Setup slack is -0.740 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.740 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.806 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.420 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.502 ; 0.584 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.531 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.536 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.258 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.345 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #429: Setup slack is -0.740 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.740 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.808 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.276 ; 0.862 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N33 ; High Speed ; vx_d_e_reg|i531~3|dataf ; -; 6.304 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N33 ; High Speed ; vx_d_e_reg|i531~3|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3]|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N35 ; ; vx_d_e_reg|csr_mask[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #430: Setup slack is -0.740 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.740 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.807 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.378 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.275 ; 0.861 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N36 ; High Speed ; vx_d_e_reg|i531~2|dataf ; -; 6.304 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N36 ; High Speed ; vx_d_e_reg|i531~2|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2]|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N38 ; ; vx_d_e_reg|csr_mask[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #431: Setup slack is -0.739 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.154 ; -; Data Required Time ; 5.415 ; -; Slack ; -0.739 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.156 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.696 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.154 ; 3.156 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.154 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.154 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.415 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #432: Setup slack is -0.739 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.739 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.838 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.501 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.530 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.536 ; 0.006 ; FF ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.291 ; 0.755 ; FF ; IC ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|dataf ; -; 6.318 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|combout ; -; 6.318 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|d ; -; 6.318 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #433: Setup slack is -0.739 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.739 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.125 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.715 ; 84 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.410 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.419 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.171 ; 0.752 ; RR ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datae ; -; 6.244 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #434: Setup slack is -0.739 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.739 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.908 ; 87 ; 0.106 ; 1.378 ; -; Cell ; ; 12 ; 0.309 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.306 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.336 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.336 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #435: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[2] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.354 ; -; Data Required Time ; 5.616 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.365 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.842 ; 84 ; 0.122 ; 0.777 ; -; Cell ; ; 16 ; 0.403 ; 12 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2] ; -; 6.354 ; 3.365 ; ; ; ; ; ; data path ; -; 3.109 ; 0.120 ; RR ; uTco ; 1 ; FF_X51_Y153_N52 ; ; vx_csr_handler|decode_csr_address[2]|q ; -; 3.175 ; 0.066 ; RR ; CELL ; 686 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]~la_lab/laboutb[14] ; -; 3.952 ; 0.777 ; RR ; IC ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|datae ; -; 4.029 ; 0.077 ; RF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|combout ; -; 4.034 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144~la_mlab/laboutb[8] ; -; 4.461 ; 0.427 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|dataf ; -; 4.487 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.492 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.847 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.875 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.881 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.144 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.203 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.209 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.332 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.395 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.399 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.174 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.201 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.206 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.328 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.354 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.354 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.354 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.616 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #436: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.195 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.197 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.691 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.195 ; 3.197 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.195 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|sload ; -; 6.195 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.014 ; ; uTsu ; 1 ; FF_X73_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #437: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.337 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.345 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.568 ; 77 ; 0.118 ; 0.708 ; -; Cell ; ; 14 ; 0.651 ; 19 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.337 ; 3.345 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.948 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.976 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.982 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.262 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.337 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.337 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.337 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #438: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 85 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.379 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.264 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.292 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|d ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #439: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.352 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.354 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.887 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.352 ; 3.354 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.326 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.352 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.352 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #440: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.154 ; -; Data Required Time ; 5.416 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.156 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.696 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.154 ; 3.156 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.154 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.154 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.416 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #441: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.818 ; 84 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.399 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.216 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.336 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #442: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.884 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.486 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.513 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.517 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.313 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.341 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #443: Setup slack is -0.738 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.503 ; -; Slack ; -0.738 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.622 ; 80 ; 0.125 ; 0.816 ; -; Cell ; ; 14 ; 0.548 ; 17 ; 0.000 ; 0.124 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; 6.241 ; 3.293 ; ; ; ; ; ; data path ; -; 3.071 ; 0.123 ; FF ; uTco ; 1 ; FF_X79_Y153_N40 ; ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|q ; -; 3.115 ; 0.044 ; FF ; CELL ; 2 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE~la_lab/laboutb[6] ; -; 3.931 ; 0.816 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|dataf ; -; 3.958 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|combout ; -; 3.964 ; 0.006 ; FF ; CELL ; 70 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20~la_mlab/laboutt[7] ; -; 4.457 ; 0.493 ; FF ; IC ; 1 ; LABCELL_X68_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~30|datad ; -; 4.539 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X68_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~30|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 6 ; LABCELL_X68_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~30~la_lab/laboutb[16] ; -; 4.722 ; 0.179 ; RR ; IC ; 1 ; MLABCELL_X69_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~36|datac ; -; 4.815 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X69_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~36|combout ; -; 4.821 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X69_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~36~la_mlab/laboutb[3] ; -; 4.946 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50|dataa ; -; 5.070 ; 0.124 ; RR ; CELL ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50|combout ; -; 5.076 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50~la_mlab/laboutb[15] ; -; 5.301 ; 0.225 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|datad ; -; 5.379 ; 0.078 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|combout ; -; 5.385 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52~la_mlab/laboutb[11] ; -; 6.169 ; 0.784 ; RR ; IC ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|datad ; -; 6.241 ; 0.072 ; RR ; CELL ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.503 ; 0.168 ; ; uTsu ; 1 ; FF_X46_Y153_N34 ; ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #444: Setup slack is -0.737 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.737 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 85 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.379 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.264 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.292 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|d ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N17 ; ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #445: Setup slack is -0.737 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.737 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.761 ; 83 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.477 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.202 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.336 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #446: Setup slack is -0.737 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.737 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.409 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.422 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.449 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.453 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.228 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.321 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #447: Setup slack is -0.737 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.737 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.802 ; 85 ; 0.108 ; 0.935 ; -; Cell ; ; 12 ; 0.367 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.260 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.288 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.288 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.288 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #448: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.342 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.344 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.428 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.342 ; 3.344 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.062 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.089 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.095 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.266 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.342 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.342 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.342 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #449: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 84 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.426 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.516 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.542 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.548 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.260 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.322 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #450: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.791 ; 85 ; 0.108 ; 0.908 ; -; Cell ; ; 12 ; 0.379 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.262 ; 0.908 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|dataf ; -; 6.290 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|combout ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|d ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N22 ; ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #451: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.411 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.299 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.328 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.332 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.240 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.332 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #452: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.350 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.352 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.906 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.350 ; 3.352 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.324 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.350 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.350 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.350 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #453: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.927 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.309 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.335 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #454: Setup slack is -0.736 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.344 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.736 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.346 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 83 ; 0.107 ; 0.868 ; -; Cell ; ; 14 ; 0.460 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.344 ; 3.346 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.127 ; 0.712 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33|dataf ; -; 6.155 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33|combout ; -; 6.161 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33~la_mlab/laboutt[11] ; -; 6.268 ; 0.107 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|datae ; -; 6.344 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|combout ; -; 6.344 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|d ; -; 6.344 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y158_N25 ; ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #455: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.678 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.485 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.612 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.640 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.644 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.256 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.283 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #456: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.195 ; -; Data Required Time ; 5.460 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.197 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.691 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.195 ; 3.197 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.195 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|sload ; -; 6.195 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.460 ; 0.017 ; ; uTsu ; 1 ; FF_X73_Y161_N46 ; ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #457: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.871 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.468 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.499 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.503 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.301 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.328 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #458: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.788 ; 85 ; 0.108 ; 0.905 ; -; Cell ; ; 12 ; 0.380 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.259 ; 0.905 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|dataf ; -; 6.288 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|combout ; -; 6.288 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|d ; -; 6.288 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N25 ; ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #459: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.870 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.308 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.335 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #460: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.435 ; 13 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.200 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.334 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.334 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.334 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #461: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.319 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.321 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.319 ; 3.321 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.420 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.447 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.451 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.226 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.319 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #462: Setup slack is -0.735 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.735 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.890 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.296 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.322 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #463: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.342 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.344 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.428 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.342 ; 3.344 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.062 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.089 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.095 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.266 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.342 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.342 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.342 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #464: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.769 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.611 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.639 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.643 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.255 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.282 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #465: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.195 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.197 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.691 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.195 ; 3.197 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.195 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|sload ; -; 6.195 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.018 ; ; uTsu ; 1 ; FF_X73_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #466: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.341 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.733 ; 82 ; 0.128 ; 0.722 ; -; Cell ; ; 14 ; 0.483 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.333 ; 3.341 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.236 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.944 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.972 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.978 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.258 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.333 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.333 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.333 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #467: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.870 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.308 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.335 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.335 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #468: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.297 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.326 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.330 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.238 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.330 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #469: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.355 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.504 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.510 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.241 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.334 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.334 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.334 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #470: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.847 ; 88 ; 0.590 ; 0.986 ; -; Cell ; ; 10 ; 0.273 ; 8 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.239 ; 3.247 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.798 ; 0.635 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|datad ; -; 3.879 ; 0.081 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.885 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.521 ; 0.636 ; RR ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.548 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.552 ; 0.004 ; FF ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.538 ; 0.986 ; FF ; IC ; 1 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1|dataf ; -; 5.565 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1|combout ; -; 5.570 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1~la_lab/laboutt[3] ; -; 6.160 ; 0.590 ; FF ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datac ; -; 6.239 ; 0.079 ; FF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #471: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.902 ; 87 ; 0.106 ; 1.372 ; -; Cell ; ; 12 ; 0.309 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.300 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.330 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #472: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.419 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.214 ; 0.297 ; RR ; IC ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|dataf ; -; 5.241 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|combout ; -; 5.245 ; 0.004 ; FF ; CELL ; 32 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9~la_lab/laboutb[16] ; -; 6.243 ; 0.998 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|datad ; -; 6.333 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X107_Y158_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #473: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.351 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.830 ; 84 ; 0.106 ; 1.300 ; -; Cell ; ; 12 ; 0.400 ; 12 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.349 ; 3.351 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.228 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.349 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #474: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.818 ; 84 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.216 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.333 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.333 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.333 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #475: Setup slack is -0.734 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.349 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.734 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.351 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.830 ; 84 ; 0.106 ; 1.300 ; -; Cell ; ; 12 ; 0.400 ; 12 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.349 ; 3.351 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.228 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.349 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.349 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #476: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[2] ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.357 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.834 ; 84 ; 0.114 ; 0.777 ; -; Cell ; ; 16 ; 0.403 ; 12 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2] ; -; 6.346 ; 3.357 ; ; ; ; ; ; data path ; -; 3.109 ; 0.120 ; RR ; uTco ; 1 ; FF_X51_Y153_N52 ; ; vx_csr_handler|decode_csr_address[2]|q ; -; 3.175 ; 0.066 ; RR ; CELL ; 686 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]~la_lab/laboutb[14] ; -; 3.952 ; 0.777 ; RR ; IC ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|datae ; -; 4.029 ; 0.077 ; RF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|combout ; -; 4.034 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144~la_mlab/laboutb[8] ; -; 4.461 ; 0.427 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|dataf ; -; 4.487 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.492 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.847 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.875 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.881 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.144 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.203 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.209 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.332 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.395 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.399 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.174 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.201 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.206 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.320 ; 0.114 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.346 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.346 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.163 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #477: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.531 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.306 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.333 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #478: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.316 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.854 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.316 ; 3.318 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.467 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.289 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.316 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.316 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.316 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #479: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.327 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.917 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.292 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.327 ; 3.329 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.299 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.327 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.327 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.327 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #480: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.374 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.235 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.262 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.268 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.247 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.334 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.334 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.334 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #481: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.320 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.322 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.930 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.272 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.320 ; 3.322 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.459 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.465 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.293 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.320 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.320 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|d ; -; 6.320 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #482: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.323 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.844 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.360 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.323 ; 3.325 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.322 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.294 ; 0.940 ; FF ; IC ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|dataf ; -; 6.323 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|combout ; -; 6.323 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|d ; -; 6.323 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.162 ; ; uTsu ; 1 ; FF_X109_Y154_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #483: Setup slack is -0.733 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.733 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.829 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.461 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.537 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.541 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.307 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.334 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #484: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.910 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.479 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.506 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.512 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.288 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.315 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #485: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.531 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.306 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.333 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #486: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.797 ; 85 ; 0.108 ; 0.930 ; -; Cell ; ; 12 ; 0.366 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.255 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.282 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #487: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.320 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.322 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.930 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.272 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.320 ; 3.322 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.459 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.465 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.293 ; 0.828 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|dataf ; -; 6.320 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X91_Y144_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~988|combout ; -; 6.320 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|d ; -; 6.320 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #488: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.323 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.323 ; 3.325 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.296 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.323 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.323 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.323 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #489: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.316 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.314 ; 3.316 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.563 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.287 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.314 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #490: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.414 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.254 ; 0.328 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.280 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.285 ; 0.005 ; FF ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.244 ; 0.959 ; FF ; IC ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|datad ; -; 6.328 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|combout ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|d ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y162_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #491: Setup slack is -0.732 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.336 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.732 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.818 ; 84 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.399 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.336 ; 3.338 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.216 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.336 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.336 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #492: Setup slack is -0.731 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.731 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.847 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.378 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.458 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.462 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.276 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.303 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #493: Setup slack is -0.731 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.731 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.316 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.314 ; 3.316 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.503 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.530 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.535 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.286 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.314 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #494: Setup slack is -0.731 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.731 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.761 ; 83 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.477 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.202 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.332 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #495: Setup slack is -0.731 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.731 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.908 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.304 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.330 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.330 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.330 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #496: Setup slack is -0.731 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.731 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.348 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.830 ; 85 ; 0.106 ; 1.300 ; -; Cell ; ; 12 ; 0.397 ; 12 ; 0.000 ; 0.118 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.346 ; 3.348 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.228 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|datab ; -; 6.346 ; 0.118 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.346 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.346 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #497: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.922 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.301 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.329 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #498: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.796 ; 85 ; 0.108 ; 0.929 ; -; Cell ; ; 12 ; 0.369 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.255 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.284 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #499: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.868 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.554 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.301 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|dataf ; -; 6.328 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|combout ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|d ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #500: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.324 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.326 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.865 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.324 ; 3.326 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.297 ; 0.596 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|dataf ; -; 6.324 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|combout ; -; 6.324 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|d ; -; 6.324 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #501: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.243 ; 0.645 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|datad ; -; 6.330 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #502: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.341 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.343 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.880 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.341 ; 3.343 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.313 ; 0.770 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|dataf ; -; 6.341 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|combout ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|d ; -; 6.341 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #503: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.324 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.326 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.414 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.324 ; 3.326 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.254 ; 0.328 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.280 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.285 ; 0.005 ; FF ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.240 ; 0.955 ; FF ; IC ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|datad ; -; 6.324 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|combout ; -; 6.324 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|d ; -; 6.324 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #504: Setup slack is -0.730 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.730 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.880 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.481 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.508 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.514 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.312 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|dataf ; -; 6.340 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.164 ; ; uTsu ; 1 ; FF_X104_Y146_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #505: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.665 ; 81 ; 0.116 ; 0.686 ; -; Cell ; ; 14 ; 0.496 ; 15 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.278 ; 3.286 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.583 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.611 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.615 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.250 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.278 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #506: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 81 ; 0.116 ; 0.686 ; -; Cell ; ; 14 ; 0.496 ; 15 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.277 ; 3.285 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.583 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.611 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.615 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.249 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.277 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #507: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.902 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.280 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.307 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #508: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.320 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.322 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.914 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.320 ; 3.322 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.293 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.320 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.320 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.320 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #509: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.868 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.501 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.528 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.284 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.312 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #510: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.431 ; 13 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.200 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.330 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #511: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.908 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.421 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.448 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.454 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.289 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.315 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #512: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.367 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.473 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.499 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.505 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.236 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.329 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.329 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.329 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #513: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.866 ; 86 ; 0.127 ; 1.302 ; -; Cell ; ; 12 ; 0.342 ; 10 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.211 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.328 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.328 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.328 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #514: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.328 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.330 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.869 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.328 ; 3.330 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.300 ; 0.600 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|dataf ; -; 6.328 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|combout ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|d ; -; 6.328 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #515: Setup slack is -0.729 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.729 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.818 ; 84 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.216 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.333 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.333 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|d ; -; 6.333 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N11 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #516: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.662 ; 81 ; 0.116 ; 0.686 ; -; Cell ; ; 14 ; 0.496 ; 15 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.275 ; 3.283 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.583 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.611 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.615 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.247 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.275 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #517: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.705 ; 82 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.277 ; 3.285 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.582 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.610 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.614 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.249 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.277 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #518: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.704 ; 82 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.276 ; 3.284 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.582 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.610 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.614 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.248 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.276 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #519: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.336 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.924 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.292 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.334 ; 3.336 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.306 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.334 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #520: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.898 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.304 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.294 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.322 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #521: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.845 ; 87 ; 0.119 ; 0.922 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.329 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.251 ; 0.922 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.278 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #522: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.345 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.347 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.885 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.345 ; 3.347 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.317 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|dataf ; -; 6.345 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|combout ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|d ; -; 6.345 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.176 ; ; uTsu ; 1 ; FF_X107_Y149_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #523: Setup slack is -0.728 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.346 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.728 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.348 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.821 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.346 ; 3.348 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.481 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.508 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.514 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.253 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|datac ; -; 6.346 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|combout ; -; 6.346 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|d ; -; 6.346 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y142_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #524: Setup slack is -0.727 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.727 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.342 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.873 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.340 ; 3.342 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.509 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.513 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.253 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.340 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.340 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.340 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #525: Setup slack is -0.727 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.727 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.862 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.239 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.321 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #526: Setup slack is -0.727 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.727 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.702 ; 82 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.274 ; 3.282 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.582 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.610 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.614 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.246 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.274 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #527: Setup slack is -0.727 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.727 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.409 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.422 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.449 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.453 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.219 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.312 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.312 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.312 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #528: Setup slack is -0.727 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.727 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.896 ; 87 ; 0.106 ; 1.366 ; -; Cell ; ; 12 ; 0.307 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.294 ; 1.366 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|dataf ; -; 6.322 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|combout ; -; 6.322 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|d ; -; 6.322 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #529: Setup slack is -0.727 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.325 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.727 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.051 ; ; ; ; ; ; -; Data Delay ; 3.327 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.869 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.325 ; 3.327 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.568 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.594 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.299 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|dataf ; -; 6.325 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|combout ; -; 6.325 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|d ; -; 6.325 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.447 ; 2.947 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; 5.447 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.417 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y163_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #530: Setup slack is -0.726 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.726 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.377 ; 11 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.297 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.052 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.079 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.085 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.256 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.332 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.332 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.332 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #531: Setup slack is -0.726 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.316 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.726 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.910 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.316 ; 3.318 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.289 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.316 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.316 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.316 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #532: Setup slack is -0.726 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.726 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.812 ; 86 ; 0.108 ; 0.944 ; -; Cell ; ; 12 ; 0.349 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.252 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.281 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #533: Setup slack is -0.726 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.726 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.811 ; 86 ; 0.108 ; 0.943 ; -; Cell ; ; 12 ; 0.350 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.251 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.281 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #534: Setup slack is -0.726 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.325 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.726 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.333 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.726 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.482 ; 14 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.325 ; 3.333 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.228 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.936 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.964 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.970 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.250 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.325 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.325 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.325 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #535: Setup slack is -0.726 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.726 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.240 ; 0.672 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|datad ; -; 6.332 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|combout ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|d ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #536: Setup slack is -0.725 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.725 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.802 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.420 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.447 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.451 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.217 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.310 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #537: Setup slack is -0.725 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.339 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.725 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.341 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.877 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.339 ; 3.341 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.313 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.339 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #538: Setup slack is -0.725 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.324 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.725 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.326 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.892 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.324 ; 3.326 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.298 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.324 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.324 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.324 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #539: Setup slack is -0.725 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.725 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.284 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.312 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|d ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #540: Setup slack is -0.725 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.725 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.284 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.312 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|d ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #541: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.764 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.450 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.094 ; 0.769 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.123 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.129 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.257 ; 0.128 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.333 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #542: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.377 ; 11 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.297 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.052 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.079 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.085 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.256 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.332 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.332 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.332 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #543: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.900 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.479 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.506 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.512 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.278 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.305 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #544: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.471 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.498 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.504 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.280 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.307 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #545: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.326 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.328 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.923 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.283 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.326 ; 3.328 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.536 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.562 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.300 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.326 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.326 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.326 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #546: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.280 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.308 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #547: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.323 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.751 ; 83 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.453 ; 14 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.323 ; 3.325 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.433 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.464 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.469 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.189 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.323 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.323 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.323 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #548: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.782 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.409 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.436 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.215 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.308 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.308 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.308 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #549: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.301 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.416 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.443 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.449 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.284 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.310 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #550: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.808 ; 86 ; 0.108 ; 0.940 ; -; Cell ; ; 12 ; 0.350 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.248 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.278 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #551: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.299 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.910 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.269 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.297 ; 3.299 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.278 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.305 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.309 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.270 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.297 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|d ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #552: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_f_d_reg|curr_PC[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.194 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.192 ; 3.194 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.877 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.905 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.910 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.192 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|ena ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N25 ; ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #553: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_f_d_reg|curr_PC[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.194 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.192 ; 3.194 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.877 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.905 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.910 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.192 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|ena ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N44 ; ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #554: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.330 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.332 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.866 ; 86 ; 0.127 ; 1.302 ; -; Cell ; ; 12 ; 0.344 ; 10 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.330 ; 3.332 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.211 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.330 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.330 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #555: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.311 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.313 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.604 ; 79 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.588 ; 18 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.311 ; 3.313 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.573 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.599 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.605 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.204 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.311 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.311 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.311 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #556: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.455 ; 0.538 ; RR ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.530 ; 0.075 ; RF ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.534 ; 0.004 ; FF ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.295 ; 0.761 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|dataf ; -; 6.322 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|combout ; -; 6.322 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|d ; -; 6.322 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #557: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.338 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.340 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.821 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.338 ; 3.340 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.252 ; 0.655 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|datac ; -; 6.338 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|combout ; -; 6.338 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|d ; -; 6.338 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X103_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #558: Setup slack is -0.724 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.724 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.445 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.313 ; 3.315 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.491 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.495 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.231 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.313 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y164_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #559: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.764 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.450 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.084 ; 0.759 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.111 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.117 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.255 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.333 ; 0.078 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #560: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.325 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.333 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.554 ; 77 ; 0.118 ; 0.714 ; -; Cell ; ; 14 ; 0.653 ; 20 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.325 ; 3.333 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.954 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.984 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.990 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.250 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.325 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.325 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.325 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #561: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.370 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.450 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.454 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.268 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.295 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #562: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.544 ; 77 ; 0.118 ; 0.688 ; -; Cell ; ; 14 ; 0.648 ; 20 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.310 ; 3.318 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.516 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.542 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.548 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.236 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.310 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #563: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.319 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.321 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.409 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.319 ; 3.321 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.286 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.315 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.319 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.227 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.319 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #564: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.329 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.331 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.905 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.304 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.329 ; 3.331 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.301 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.329 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.329 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #565: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.839 ; 87 ; 0.119 ; 0.916 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.329 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.245 ; 0.916 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.272 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.200 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #566: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.323 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 85 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.378 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.323 ; 3.325 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.467 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.493 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.499 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.230 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.323 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.323 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.323 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #567: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.574 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.299 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.910 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.269 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.297 ; 3.299 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.278 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.305 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.309 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.270 ; 0.961 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|dataf ; -; 6.297 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X89_Y164_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~521|combout ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|d ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.574 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y164_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #568: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+---------------------------------------------+ -; Path Summary ; -+--------------------+------------------------+ -; Property ; Value ; -+--------------------+------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.604 ; 79 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.587 ; 18 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.573 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.599 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.605 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.204 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.310 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #569: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.619 ; 79 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.572 ; 17 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.310 ; 3.318 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.572 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.598 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.604 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.203 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.310 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #570: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.847 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.279 ; 0.681 ; RR ; IC ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|dataf ; -; 6.306 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #571: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.167 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.169 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.698 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.167 ; 3.169 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.167 ; 0.752 ; FF ; IC ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2]|sclr ; -; 6.167 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y157_N40 ; ; vx_d_e_reg|a_reg_data[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #572: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.862 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.509 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.541 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.296 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|dataf ; -; 6.322 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #573: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|a_reg_data[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.167 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.169 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.698 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.167 ; 3.169 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.167 ; 0.752 ; FF ; IC ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5]|sclr ; -; 6.167 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y157_N46 ; ; vx_d_e_reg|a_reg_data[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #574: Setup slack is -0.723 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.723 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.445 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.313 ; 3.315 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.491 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.495 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.231 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.313 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #575: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.851 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.229 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.321 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #576: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.911 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.290 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.318 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #577: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.864 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.293 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.321 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.321 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.321 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #578: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.531 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.278 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.306 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #579: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.860 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.520 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.295 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.322 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #580: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.316 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.882 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.315 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.316 ; 3.318 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.288 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.316 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.316 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.316 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #581: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.114 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.116 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.643 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.114 ; 3.116 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.114 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|sclr ; -; 6.114 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N16 ; ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #582: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.114 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.116 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.643 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.114 ; 3.116 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.114 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|sclr ; -; 6.114 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N26 ; ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #583: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.114 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.116 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.643 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.114 ; 3.116 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.114 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|sclr ; -; 6.114 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N25 ; ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #584: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.619 ; 79 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.571 ; 17 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.309 ; 3.317 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.572 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.598 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.604 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.203 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.309 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #585: Setup slack is -0.722 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.335 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.722 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.337 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.335 ; 3.337 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.509 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.541 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.243 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|datac ; -; 6.335 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|combout ; -; 6.335 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|d ; -; 6.335 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #586: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.660 ; 80 ; 0.116 ; 0.712 ; -; Cell ; ; 14 ; 0.530 ; 16 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.307 ; 3.315 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.501 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.527 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.533 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.245 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.307 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #587: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 84 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.598 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.626 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.630 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.242 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.269 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #588: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.333 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.335 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.928 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.333 ; 3.335 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.307 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.333 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.333 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #589: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.285 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.312 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #590: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.844 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.272 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.299 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.299 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.299 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #591: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.860 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.520 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.295 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.322 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #592: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.415 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.697 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.319 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.136 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.136 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.415 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #593: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.320 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.322 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.808 ; 85 ; 0.104 ; 1.302 ; -; Cell ; ; 12 ; 0.392 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.320 ; 3.322 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.203 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.320 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.320 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.320 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #594: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.058 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.165 ; 79 ; 0.000 ; 2.165 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.395 ; 0.454 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|dataf ; -; 5.424 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|combout ; -; 5.428 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29~la_lab/laboutb[14] ; -; 6.272 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|dataf ; -; 6.298 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.440 ; 2.940 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.230 ; 2.165 ; RR ; IC ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|clk ; -; 5.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; 5.440 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.410 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.167 ; ; uTsu ; 1 ; FF_X88_Y164_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #595: Setup slack is -0.721 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|rs1[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.721 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.789 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.257 ; 0.843 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N0 ; High Speed ; vx_d_e_reg|i316~1|dataf ; -; 6.285 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N0 ; High Speed ; vx_d_e_reg|i316~1|combout ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1]|d ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N2 ; ; vx_d_e_reg|rs1[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #596: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.384 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.621 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.647 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.653 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.280 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.308 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #597: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.384 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.621 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.647 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.653 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.280 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.308 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #598: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 85 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.362 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.574 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.602 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.606 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.241 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.269 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #599: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 85 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.362 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.574 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.602 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.606 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.240 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.268 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #600: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.851 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.229 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.321 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #601: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.700 ; 81 ; 0.117 ; 0.712 ; -; Cell ; ; 14 ; 0.489 ; 15 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.306 ; 3.314 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.500 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.526 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.532 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.244 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.306 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #602: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.895 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.421 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.448 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.454 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.276 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.303 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #603: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.416 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.697 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.319 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.136 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.136 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.416 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #604: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.190 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.192 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.735 ; 86 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.335 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.190 ; 3.192 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.425 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.759 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.787 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.792 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.190 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.190 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #605: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.788 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.377 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.256 ; 0.842 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N6 ; High Speed ; vx_d_e_reg|i531~0|dataf ; -; 6.284 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N6 ; High Speed ; vx_d_e_reg|i531~0|combout ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0]|d ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N7 ; ; vx_d_e_reg|csr_mask[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #606: Setup slack is -0.720 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_address[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.720 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.122 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.364 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.419 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.205 ; 0.786 ; RR ; IC ; 1 ; LABCELL_X51_Y152_N21 ; High Speed ; vx_d_e_reg|i498~4|dataf ; -; 6.232 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y152_N21 ; High Speed ; vx_d_e_reg|i498~4|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.376 ; 2.876 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4] ; -; 5.376 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.346 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.166 ; ; uTsu ; 1 ; FF_X51_Y152_N22 ; ; vx_d_e_reg|csr_address[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #607: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 85 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.362 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.574 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.602 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.606 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.238 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.266 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #608: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.719 ; 82 ; 0.128 ; 0.722 ; -; Cell ; ; 14 ; 0.485 ; 15 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.321 ; 3.329 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.236 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.950 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.980 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.986 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.246 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.321 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #609: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.332 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.334 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.815 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.332 ; 3.334 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.470 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.501 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.505 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.245 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.332 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.332 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #610: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.313 ; 3.315 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.231 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.313 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #611: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.803 ; 86 ; 0.108 ; 0.935 ; -; Cell ; ; 12 ; 0.347 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.242 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.270 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #612: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.114 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.116 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.643 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.114 ; 3.116 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.114 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|sclr ; -; 6.114 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N38 ; ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #613: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.114 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.116 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.643 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.114 ; 3.116 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.114 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|sclr ; -; 6.114 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N32 ; ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #614: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.291 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|dataf ; -; 6.318 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #615: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.220 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.087 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.325 ; 79 ; 0.000 ; 2.325 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.566 ; 79 ; 0.120 ; 0.864 ; -; Cell ; ; 16 ; 0.520 ; 16 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.182 ; 6 ; 0.182 ; 0.182 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.952 ; 2.952 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.952 ; 2.325 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 2.952 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 6.220 ; 3.268 ; ; ; ; ; ; data path ; -; 3.134 ; 0.182 ; FF ; uTco ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|q ; -; 3.178 ; 0.044 ; FF ; CELL ; 4 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE~la_lab/laboutt[10] ; -; 4.042 ; 0.864 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~22|dataf ; -; 4.069 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~22|combout ; -; 4.075 ; 0.006 ; RR ; CELL ; 3 ; MLABCELL_X72_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~22~la_mlab/laboutb[3] ; -; 4.196 ; 0.121 ; RR ; IC ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43|datab ; -; 4.307 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43|combout ; -; 4.313 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43~la_mlab/laboutt[12] ; -; 4.437 ; 0.124 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|datad ; -; 4.527 ; 0.090 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|combout ; -; 4.533 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46~la_mlab/laboutt[8] ; -; 4.653 ; 0.120 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|dataa ; -; 4.785 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.789 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.222 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.249 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.255 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.412 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.440 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.445 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.192 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.220 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.220 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.220 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #616: Setup slack is -0.719 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[29] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.419 ; -; Slack ; -0.719 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.419 ; 0.014 ; ; uTsu ; 1 ; FF_X80_Y155_N22 ; ; vx_d_e_reg|PC_next_out[29] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #617: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.316 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.333 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.314 ; 3.316 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.438 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.515 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.519 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.287 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.314 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #618: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.281 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.308 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #619: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.839 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.490 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.517 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.273 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.301 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #620: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.319 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.321 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.751 ; 83 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.319 ; 3.321 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.433 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.464 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.469 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.189 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.319 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #621: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.873 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.312 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.410 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.437 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.443 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.278 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.304 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #622: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[27] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.420 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.420 ; 0.015 ; ; uTsu ; 1 ; FF_X80_Y155_N16 ; ; vx_d_e_reg|PC_next_out[27] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #623: Setup slack is -0.718 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[9] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.718 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.320 ; 79 ; 0.000 ; 2.320 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.595 ; 79 ; 0.131 ; 0.774 ; -; Cell ; ; 16 ; 0.443 ; 14 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.234 ; 7 ; 0.234 ; 0.234 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.947 ; 2.947 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.947 ; 2.320 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 2.947 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 6.219 ; 3.272 ; ; ; ; ; ; data path ; -; 3.181 ; 0.234 ; RR ; uTco ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9]|q ; -; 3.245 ; 0.064 ; RR ; CELL ; 15 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]~la_lab/laboutb[2] ; -; 4.019 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30|datae ; -; 4.092 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30|combout ; -; 4.098 ; 0.006 ; RR ; CELL ; 3 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30~la_mlab/laboutt[13] ; -; 4.234 ; 0.136 ; RR ; IC ; 1 ; MLABCELL_X74_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~32|datad ; -; 4.323 ; 0.089 ; RF ; CELL ; 1 ; MLABCELL_X74_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~32|combout ; -; 4.329 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X74_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~32~la_mlab/laboutt[1] ; -; 4.460 ; 0.131 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|dataf ; -; 4.488 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.492 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.709 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.784 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.788 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.221 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.248 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.411 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.439 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.444 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.191 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.219 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #624: Setup slack is -0.717 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.317 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.717 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.319 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.317 ; 3.319 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.234 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.317 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.317 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.317 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #625: Setup slack is -0.717 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.323 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.717 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.315 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.323 ; 3.325 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.295 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.323 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.323 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.323 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #626: Setup slack is -0.717 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.421 ; -; Slack ; -0.717 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.421 ; 0.016 ; ; uTsu ; 1 ; FF_X80_Y155_N14 ; ; vx_d_e_reg|PC_next_out[26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #627: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.299 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.297 ; 3.299 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.471 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.498 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.504 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.270 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.297 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #628: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.865 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.333 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.528 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.554 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.560 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.292 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.318 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #629: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.854 ; 87 ; 0.108 ; 0.943 ; -; Cell ; ; 12 ; 0.299 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.241 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.271 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #630: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.855 ; 87 ; 0.108 ; 0.944 ; -; Cell ; ; 12 ; 0.298 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.242 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.271 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #631: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.157 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.159 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.686 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.157 ; 3.159 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.157 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|sclr ; -; 6.157 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #632: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.157 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.159 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.686 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.157 ; 3.159 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.157 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|sclr ; -; 6.157 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N40 ; ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #633: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.157 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.159 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.686 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.157 ; 3.159 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.157 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|sclr ; -; 6.157 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N43 ; ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #634: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_f_d_reg|curr_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.181 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.183 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 86 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.325 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.181 ; 3.183 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.517 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.851 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.879 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.884 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.181 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|ena ; -; 6.181 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N38 ; ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #635: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_f_d_reg|curr_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.181 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.183 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 86 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.325 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.181 ; 3.183 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.517 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.851 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.879 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.884 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.181 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|ena ; -; 6.181 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N32 ; ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #636: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.324 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.808 ; 84 ; 0.104 ; 1.302 ; -; Cell ; ; 12 ; 0.394 ; 12 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.322 ; 3.324 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.203 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.322 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.322 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.322 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #637: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.605 ; 79 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.581 ; 18 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.303 ; 3.311 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.565 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.591 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.597 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.196 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.303 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #638: Setup slack is -0.716 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.716 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.265 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|dataf ; -; 6.293 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.163 ; ; uTsu ; 1 ; FF_X93_Y162_N53 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #639: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.771 ; 85 ; 0.108 ; 0.888 ; -; Cell ; ; 12 ; 0.378 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.242 ; 0.888 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|dataf ; -; 6.269 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #640: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.532 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.232 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.315 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.315 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #641: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.876 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.416 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.443 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.449 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.271 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.298 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #642: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.157 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.159 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.686 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.157 ; 3.159 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.157 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|sclr ; -; 6.157 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.054 ; ; uTsu ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #643: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.302 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.605 ; 79 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.580 ; 18 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.302 ; 3.310 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.565 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.591 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.597 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.196 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.302 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #644: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.319 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.321 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.860 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.319 ; 3.321 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.366 ; 0.437 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|dataf ; -; 5.395 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|combout ; -; 5.399 ; 0.004 ; RR ; CELL ; 16 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14~la_lab/laboutt[4] ; -; 6.292 ; 0.893 ; RR ; IC ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|dataf ; -; 6.319 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|combout ; -; 6.319 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|d ; -; 6.319 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y159_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #645: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.461 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.537 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.541 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.261 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|dataf ; -; 6.288 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #646: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_address[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.122 ; ; ; ; ; ; -; Data Delay ; 3.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.743 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.365 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.227 ; 3.229 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.419 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.199 ; 0.780 ; RR ; IC ; 1 ; LABCELL_X51_Y152_N9 ; High Speed ; vx_d_e_reg|i498~2|dataf ; -; 6.227 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X51_Y152_N9 ; High Speed ; vx_d_e_reg|i498~2|combout ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2]|d ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.376 ; 2.876 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2] ; -; 5.376 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.346 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.166 ; ; uTsu ; 1 ; FF_X51_Y152_N11 ; ; vx_d_e_reg|csr_address[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #647: Setup slack is -0.715 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.715 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.884 ; 87 ; 0.106 ; 1.354 ; -; Cell ; ; 12 ; 0.307 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.282 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.310 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #648: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 10 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.345 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.375 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.379 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.232 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.318 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.318 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.318 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #649: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.313 ; 3.315 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.473 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.221 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.313 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #650: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.282 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.310 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #651: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.773 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.409 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.436 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.206 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.299 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #652: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.798 ; 86 ; 0.108 ; 0.930 ; -; Cell ; ; 12 ; 0.346 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.237 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.264 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #653: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.851 ; 87 ; 0.108 ; 0.940 ; -; Cell ; ; 12 ; 0.299 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.238 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.268 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #654: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[1] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.013 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.348 ; 79 ; 0.000 ; 2.348 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.675 ; 80 ; 0.122 ; 0.777 ; -; Cell ; ; 16 ; 0.534 ; 16 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.129 ; 4 ; 0.129 ; 0.129 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.975 ; 2.975 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.975 ; 2.348 ; RR ; IC ; 1 ; FF_X40_Y149_N38 ; High Speed ; vx_csr_handler|decode_csr_address[1]|clk ; -; 2.975 ; 0.000 ; RR ; CELL ; 1 ; FF_X40_Y149_N38 ; High Speed ; vx_csr_handler|decode_csr_address[1] ; -; 6.313 ; 3.338 ; ; ; ; ; ; data path ; -; 3.104 ; 0.129 ; RR ; uTco ; 1 ; FF_X40_Y149_N38 ; ; vx_csr_handler|decode_csr_address[1]|q ; -; 3.167 ; 0.063 ; RR ; CELL ; 548 ; FF_X40_Y149_N38 ; High Speed ; vx_csr_handler|decode_csr_address[1]~la_lab/laboutb[5] ; -; 3.808 ; 0.641 ; RR ; IC ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|datae ; -; 3.883 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|combout ; -; 3.888 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196~la_lab/laboutb[1] ; -; 4.335 ; 0.447 ; RR ; IC ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|datae ; -; 4.408 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|combout ; -; 4.414 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200~la_mlab/laboutt[0] ; -; 4.539 ; 0.125 ; RR ; IC ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|datac ; -; 4.619 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|combout ; -; 4.623 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211~la_lab/laboutb[14] ; -; 5.059 ; 0.436 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|datad ; -; 5.139 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.143 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.270 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.353 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.357 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.134 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.160 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.165 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.287 ; 0.122 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.313 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #655: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.013 ; ; ; ; ; ; -; Data Delay ; 3.338 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.348 ; 79 ; 0.000 ; 2.348 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.743 ; 82 ; 0.122 ; 0.777 ; -; Cell ; ; 16 ; 0.469 ; 14 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.975 ; 2.975 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.975 ; 2.348 ; RR ; IC ; 1 ; FF_X40_Y149_N28 ; High Speed ; vx_csr_handler|decode_csr_address[0]~DUPLICATE|clk ; -; 2.975 ; 0.000 ; RR ; CELL ; 1 ; FF_X40_Y149_N28 ; High Speed ; vx_csr_handler|decode_csr_address[0]~DUPLICATE ; -; 6.313 ; 3.338 ; ; ; ; ; ; data path ; -; 3.101 ; 0.126 ; FF ; uTco ; 1 ; FF_X40_Y149_N28 ; ; vx_csr_handler|decode_csr_address[0]~DUPLICATE|q ; -; 3.145 ; 0.044 ; FF ; CELL ; 363 ; FF_X40_Y149_N28 ; High Speed ; vx_csr_handler|decode_csr_address[0]~DUPLICATE~la_lab/laboutt[18] ; -; 3.854 ; 0.709 ; FF ; IC ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|dataf ; -; 3.883 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|combout ; -; 3.888 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196~la_lab/laboutb[1] ; -; 4.335 ; 0.447 ; RR ; IC ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|datae ; -; 4.408 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|combout ; -; 4.414 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200~la_mlab/laboutt[0] ; -; 4.539 ; 0.125 ; RR ; IC ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|datac ; -; 4.619 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|combout ; -; 4.623 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211~la_lab/laboutb[14] ; -; 5.059 ; 0.436 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|datad ; -; 5.139 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.143 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.270 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.353 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.357 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.134 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.160 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.165 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.287 ; 0.122 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.313 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #656: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.824 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.493 ; 0.575 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.519 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.524 ; 0.005 ; FF ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.273 ; 0.749 ; FF ; IC ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|dataf ; -; 6.301 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|combout ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|d ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #657: Setup slack is -0.714 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.714 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.320 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.415 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.318 ; 3.320 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.493 ; 0.005 ; FF ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.233 ; 0.740 ; FF ; IC ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|datac ; -; 6.318 ; 0.085 ; FF ; CELL ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X107_Y157_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #658: Setup slack is -0.713 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.713 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.349 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.614 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.640 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.646 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.273 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.301 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #659: Setup slack is -0.713 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.713 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.349 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.614 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.640 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.646 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.273 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.301 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #660: Setup slack is -0.713 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.325 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.713 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.327 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.870 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.325 ; 3.327 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.299 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.325 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.325 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.325 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #661: Setup slack is -0.713 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.713 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.884 ; 87 ; 0.106 ; 1.354 ; -; Cell ; ; 12 ; 0.307 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.282 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.310 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #662: Setup slack is -0.713 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.425 ; -; Slack ; -0.713 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.425 ; 0.020 ; ; uTsu ; 1 ; FF_X80_Y155_N25 ; ; vx_d_e_reg|PC_next_out[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #663: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.766 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.413 ; 13 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.561 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.587 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.593 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.192 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.299 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.299 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.299 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #664: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 84 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.492 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.518 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.236 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.298 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #665: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.313 ; 3.315 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.473 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.221 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.313 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #666: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.311 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.319 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.677 ; 81 ; 0.136 ; 0.708 ; -; Cell ; ; 14 ; 0.516 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.311 ; 3.319 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; FF ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.676 ; 0.514 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.759 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.763 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.899 ; 0.136 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.978 ; 0.079 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.983 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.429 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.434 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.208 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.214 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.922 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.950 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.956 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.236 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.311 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.311 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.311 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #667: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.566 ; 78 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.577 ; 18 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.261 ; 3.269 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.919 ; 0.113 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.925 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.079 ; 0.154 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.186 ; 0.107 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.191 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.318 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.439 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.444 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.101 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.194 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.200 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.566 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.594 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.598 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.233 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.261 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #668: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.565 ; 78 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.577 ; 18 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.260 ; 3.268 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.919 ; 0.113 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.925 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.079 ; 0.154 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.186 ; 0.107 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.191 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.318 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.439 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.444 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.101 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.194 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.200 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.566 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.594 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.598 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.232 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.260 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #669: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.326 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.328 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.918 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.326 ; 3.328 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.300 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.326 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.326 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.326 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #670: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.797 ; 86 ; 0.108 ; 0.929 ; -; Cell ; ; 12 ; 0.349 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.237 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.266 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #671: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N1 ; ; vx_d_e_reg|PC_next_out[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #672: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[23] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N5 ; ; vx_d_e_reg|PC_next_out[23] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #673: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N7 ; ; vx_d_e_reg|PC_next_out[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #674: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N19 ; ; vx_d_e_reg|PC_next_out[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #675: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.835 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.547 ; 0.006 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[3] ; -; 6.266 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|dataf ; -; 6.293 ; 0.027 ; RR ; CELL ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y159_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #676: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N29 ; ; vx_d_e_reg|PC_next_out[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #677: Setup slack is -0.712 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.712 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.881 ; 87 ; 0.106 ; 1.351 ; -; Cell ; ; 12 ; 0.307 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.279 ; 1.351 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|dataf ; -; 6.307 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #678: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.659 ; 80 ; 0.192 ; 0.681 ; -; Cell ; ; 14 ; 0.531 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.927 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.953 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.959 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.237 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.310 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #679: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.766 ; 84 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.412 ; 12 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.561 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.587 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.593 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.192 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.298 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #680: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 86 ; 0.119 ; 1.046 ; -; Cell ; ; 14 ; 0.352 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.604 ; 0.119 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.631 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.636 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.682 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.708 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.712 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.837 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.861 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.867 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.450 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.479 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.484 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.226 ; 0.742 ; FF ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.306 ; 0.080 ; FF ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #681: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.277 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.304 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #682: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.520 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.267 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.295 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #683: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.563 ; 78 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.577 ; 18 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.258 ; 3.266 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.919 ; 0.113 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.925 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.079 ; 0.154 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.186 ; 0.107 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.191 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.318 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.439 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.444 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.101 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.194 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.200 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.566 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.594 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.598 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.230 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.258 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #684: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.420 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.451 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.176 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.310 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #685: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.823 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.354 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.396 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.423 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.427 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.202 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.295 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #686: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.862 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.323 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.567 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.224 ; 0.657 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|datac ; -; 6.303 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~773|combout ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|d ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #687: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.126 ; -; Data Required Time ; 5.415 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.128 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.740 ; 88 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.268 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.126 ; 3.128 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.297 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.126 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.126 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.415 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #688: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.321 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.712 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.484 ; 15 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.313 ; 3.321 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.228 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.942 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.972 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.978 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.238 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.313 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.313 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #689: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.702 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.479 ; 14 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.298 ; 3.306 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.228 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.504 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.530 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.536 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.224 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.298 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #690: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.360 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.501 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.530 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.536 ; 0.006 ; FF ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.267 ; 0.731 ; FF ; IC ; 1 ; MLABCELL_X94_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~655|dataf ; -; 6.293 ; 0.026 ; FF ; CELL ; 1 ; MLABCELL_X94_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~655|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15]|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.164 ; ; uTsu ; 1 ; FF_X94_Y164_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #691: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.138 ; -; Data Required Time ; 5.427 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.140 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.669 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.138 ; 3.140 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.138 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25]|sclr ; -; 6.138 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.427 ; 0.022 ; ; uTsu ; 1 ; FF_X80_Y155_N11 ; ; vx_d_e_reg|PC_next_out[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #692: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.285 ; 0.687 ; RR ; IC ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|dataf ; -; 6.312 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|combout ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|d ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y144_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #693: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.311 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.313 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.851 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.311 ; 3.313 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.284 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|dataf ; -; 6.311 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|combout ; -; 6.311 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|d ; -; 6.311 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X102_Y161_N4 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #694: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.536 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.696 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.432 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.165 ; 0.750 ; FF ; IC ; 1 ; LABCELL_X79_Y151_N57 ; High Speed ; vx_d_e_reg|i385~81|datad ; -; 6.247 ; 0.082 ; FR ; CELL ; 2 ; LABCELL_X79_Y151_N57 ; High Speed ; vx_d_e_reg|i385~81|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.536 ; 0.150 ; ; uTsu ; 1 ; FF_X79_Y151_N58 ; ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #695: Setup slack is -0.711 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.711 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.299 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.775 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.403 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.297 ; 3.299 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.393 ; 0.476 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.467 ; 0.074 ; RF ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.471 ; 0.004 ; FF ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.270 ; 0.799 ; FF ; IC ; 1 ; LABCELL_X95_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~870|dataf ; -; 6.297 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X95_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~870|combout ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6]|d ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.163 ; ; uTsu ; 1 ; FF_X95_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #696: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.750 ; 83 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.439 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.926 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.952 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.958 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.236 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.309 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.309 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.309 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #697: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.167 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.169 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.675 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.167 ; 3.169 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.167 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|sload ; -; 6.167 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.014 ; ; uTsu ; 1 ; FF_X73_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #698: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.405 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.485 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.490 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.263 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.291 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #699: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.910 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.288 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.315 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #700: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.803 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.383 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.430 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.507 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.279 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.306 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #701: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.777 ; 85 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.368 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.236 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.264 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #702: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.356 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.273 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.302 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.306 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.214 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.306 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #703: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.126 ; -; Data Required Time ; 5.416 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.128 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.740 ; 88 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.268 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.126 ; 3.128 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.297 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.126 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.126 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.416 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #704: Setup slack is -0.710 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.710 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.929 ; 89 ; 0.114 ; 1.378 ; -; Cell ; ; 12 ; 0.255 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.274 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.304 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #705: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.302 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.304 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.302 ; 3.304 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.442 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.473 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.275 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.302 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #706: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.777 ; 85 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.368 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.236 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.264 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N17 ; ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #707: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.502 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.507 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.282 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.309 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #708: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.860 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.410 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.437 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.443 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.265 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.292 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #709: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.302 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.304 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.302 ; 3.304 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.276 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|d ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y162_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #710: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_f_d_reg|curr_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.174 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.176 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.766 ; 87 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.290 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.174 ; 3.176 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.510 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.844 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.872 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.174 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|ena ; -; 6.174 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N38 ; ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #711: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_f_d_reg|curr_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.174 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.176 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.766 ; 87 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.290 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.174 ; 3.176 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.510 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.844 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.872 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.174 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|ena ; -; 6.174 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N32 ; ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #712: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+---------------------------------------------+ -; Path Summary ; -+--------------------+------------------------+ -; Property ; Value ; -+--------------------+------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.179 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.181 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.625 ; 83 ; 0.163 ; 1.398 ; -; Cell ; ; 10 ; 0.435 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.179 ; 3.181 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 4.696 ; 0.163 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|datac ; -; 4.776 ; 0.080 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.781 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.179 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.179 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #713: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.300 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.302 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.300 ; 3.302 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.273 ; 0.727 ; RR ; IC ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|dataf ; -; 6.300 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|combout ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|d ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y162_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #714: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.300 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.302 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.840 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.300 ; 3.302 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.272 ; 0.729 ; RR ; IC ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|dataf ; -; 6.300 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|combout ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|d ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y161_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #715: Setup slack is -0.709 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.709 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.493 ; 0.575 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.519 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.524 ; 0.005 ; FF ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.281 ; 0.757 ; FF ; IC ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|dataf ; -; 6.308 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|combout ; -; 6.308 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|d ; -; 6.308 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X108_Y157_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #716: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.850 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.438 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.515 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.520 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.277 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.304 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #717: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.775 ; 85 ; 0.108 ; 0.908 ; -; Cell ; ; 12 ; 0.368 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.234 ; 0.908 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|dataf ; -; 6.262 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|combout ; -; 6.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|d ; -; 6.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N22 ; ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #718: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.502 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.507 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.282 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.309 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #719: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.302 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.304 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.913 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.302 ; 3.304 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.276 ; 0.708 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|dataf ; -; 6.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~777|combout ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|d ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.183 ; ; uTsu ; 1 ; FF_X90_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #720: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.178 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.020 ; ; ; ; ; ; -; Data Delay ; 3.186 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.640 ; 83 ; 0.163 ; 1.398 ; -; Cell ; ; 10 ; 0.419 ; 13 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.178 ; 3.186 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 4.695 ; 0.163 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|datac ; -; 4.775 ; 0.080 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.780 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.178 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.178 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #721: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.366 ; 0.440 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.394 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.398 ; 0.004 ; FF ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.276 ; 0.878 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.306 ; 0.030 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #722: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.319 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.321 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.760 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.440 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.319 ; 3.321 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.470 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.547 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.551 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.239 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|datac ; -; 6.319 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|combout ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|d ; -; 6.319 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #723: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.836 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.269 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|dataf ; -; 6.296 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|combout ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|d ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #724: Setup slack is -0.708 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.708 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.716 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.424 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.185 ; 0.770 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N18 ; High Speed ; vx_d_e_reg|i385~45|datae ; -; 6.259 ; 0.074 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N18 ; High Speed ; vx_d_e_reg|i385~45|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y152_N19 ; ; vx_d_e_reg|b_reg_data[14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #725: Setup slack is -0.707 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.167 ; -; Data Required Time ; 5.460 ; -; Slack ; -0.707 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.169 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.675 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.167 ; 3.169 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.167 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|sload ; -; 6.167 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.460 ; 0.017 ; ; uTsu ; 1 ; FF_X73_Y161_N46 ; ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #726: Setup slack is -0.707 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.707 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.772 ; 85 ; 0.108 ; 0.905 ; -; Cell ; ; 12 ; 0.369 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.231 ; 0.905 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|dataf ; -; 6.260 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N25 ; ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #727: Setup slack is -0.707 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.707 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.899 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.295 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.321 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.321 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.321 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #728: Setup slack is -0.707 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.177 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.707 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.179 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.725 ; 86 ; 0.110 ; 1.398 ; -; Cell ; ; 10 ; 0.333 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.177 ; 3.179 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.412 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.746 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.774 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.779 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.177 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.177 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #729: Setup slack is -0.707 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.707 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.929 ; 89 ; 0.114 ; 1.378 ; -; Cell ; ; 12 ; 0.255 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.274 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.304 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #730: Setup slack is -0.707 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.707 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.823 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.491 ; 0.573 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.518 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.274 ; 0.750 ; FF ; IC ; 1 ; LABCELL_X93_Y144_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1020|dataf ; -; 6.301 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X93_Y144_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1020|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y144_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #731: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.642 ; 81 ; 0.116 ; 0.686 ; -; Cell ; ; 14 ; 0.495 ; 15 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.254 ; 3.262 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.583 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.611 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.615 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.227 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.254 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #732: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.316 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.318 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.818 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.380 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.316 ; 3.318 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.329 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.077 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.103 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.109 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.256 ; 0.147 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.316 ; 0.060 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.316 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.316 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #733: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.430 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.076 ; 0.769 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.105 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.111 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.239 ; 0.128 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.315 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #734: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.167 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.169 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.675 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.167 ; 3.169 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.167 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|sload ; -; 6.167 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.018 ; ; uTsu ; 1 ; FF_X73_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #735: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.905 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.454 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.481 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.281 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.309 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #736: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.312 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.314 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.907 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.312 ; 3.314 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.479 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.506 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.512 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.285 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.312 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.312 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #737: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.337 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.367 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.371 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.224 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.310 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.310 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #738: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_address[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.121 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.692 ; 84 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.406 ; 13 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.362 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.145 ; 0.783 ; RR ; IC ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|datae ; -; 6.218 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|combout ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|d ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.377 ; 2.877 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -; 5.377 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.347 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.165 ; ; uTsu ; 1 ; FF_X49_Y149_N28 ; ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #739: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[3] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.322 ; -; Data Required Time ; 5.616 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.333 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.860 ; 86 ; 0.122 ; 0.795 ; -; Cell ; ; 16 ; 0.352 ; 11 ; 0.000 ; 0.063 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3] ; -; 6.322 ; 3.333 ; ; ; ; ; ; data path ; -; 3.110 ; 0.121 ; RR ; uTco ; 1 ; FF_X51_Y153_N38 ; ; vx_csr_handler|decode_csr_address[3]|q ; -; 3.173 ; 0.063 ; RR ; CELL ; 686 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]~la_lab/laboutb[5] ; -; 3.968 ; 0.795 ; RR ; IC ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|dataf ; -; 3.997 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|combout ; -; 4.002 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144~la_mlab/laboutb[8] ; -; 4.429 ; 0.427 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|dataf ; -; 4.455 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.815 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.843 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.849 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.112 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.171 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.177 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.300 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.363 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.367 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.142 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.169 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.174 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.296 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.322 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.322 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.616 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #740: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.773 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.412 ; 12 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.415 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.446 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.451 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.171 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.305 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #741: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.366 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.391 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.418 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.422 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.197 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.290 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #742: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.839 ; 86 ; 0.127 ; 1.275 ; -; Cell ; ; 12 ; 0.345 ; 10 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.184 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.304 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #743: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.321 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.323 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.321 ; 3.323 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.455 ; 0.538 ; RR ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.530 ; 0.075 ; RF ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.534 ; 0.004 ; FF ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.294 ; 0.760 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|dataf ; -; 6.321 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.321 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #744: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.340 ; -; Data Required Time ; 5.634 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.093 ; ; ; ; ; ; -; Data Delay ; 2.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.314 ; 76 ; 0.000 ; 2.314 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.897 ; 83 ; 0.361 ; 0.872 ; -; Cell ; ; 8 ; 0.246 ; 11 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.140 ; 6 ; 0.140 ; 0.140 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.057 ; 3.057 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.057 ; 2.314 ; FF ; IC ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]|clk ; -; 4.057 ; 0.000 ; FR ; CELL ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; -; 6.340 ; 2.283 ; ; ; ; ; ; data path ; -; 4.197 ; 0.140 ; FF ; uTco ; 1 ; FF_X92_Y141_N41 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]|q ; -; 4.266 ; 0.069 ; FF ; CELL ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[7] ; -; 5.138 ; 0.872 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|datad ; -; 5.212 ; 0.074 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.218 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.882 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.910 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.916 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[13] ; -; 6.277 ; 0.361 ; FF ; IC ; 1 ; LABCELL_X75_Y157_N36 ; High Speed ; vx_fetch|VX_Warp_one|i199~17|datae ; -; 6.340 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X75_Y157_N36 ; High Speed ; vx_fetch|VX_Warp_one|i199~17|combout ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22]|d ; -; 6.340 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y157_N37 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[22] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.634 ; 0.200 ; ; uTsu ; 1 ; FF_X75_Y157_N37 ; ; vx_fetch|VX_Warp_one|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #745: Setup slack is -0.706 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.339 ; -; Data Required Time ; 5.633 ; -; Slack ; -0.706 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.093 ; ; ; ; ; ; -; Data Delay ; 2.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.314 ; 76 ; 0.000 ; 2.314 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.896 ; 83 ; 0.360 ; 0.872 ; -; Cell ; ; 8 ; 0.246 ; 11 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.140 ; 6 ; 0.140 ; 0.140 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.057 ; 3.057 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.057 ; 2.314 ; FF ; IC ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]|clk ; -; 4.057 ; 0.000 ; FR ; CELL ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22] ; -; 6.339 ; 2.282 ; ; ; ; ; ; data path ; -; 4.197 ; 0.140 ; FF ; uTco ; 1 ; FF_X92_Y141_N41 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]|q ; -; 4.266 ; 0.069 ; FF ; CELL ; 1 ; FF_X92_Y141_N41 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[7] ; -; 5.138 ; 0.872 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|datad ; -; 5.212 ; 0.074 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.218 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.882 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.910 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.916 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[13] ; -; 6.276 ; 0.360 ; FF ; IC ; 1 ; LABCELL_X75_Y157_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~19|datae ; -; 6.339 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X75_Y157_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~19|combout ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22]|d ; -; 6.339 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y157_N43 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[22] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.633 ; 0.199 ; ; uTsu ; 1 ; FF_X75_Y157_N43 ; ; vx_fetch|VX_Warp_two|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #746: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.653 ; 80 ; 0.192 ; 0.690 ; -; Cell ; ; 14 ; 0.534 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.936 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.965 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.971 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.234 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.307 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.307 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.307 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #747: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.430 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.066 ; 0.759 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.093 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.099 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.237 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.315 ; 0.078 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #748: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.682 ; 82 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.454 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.253 ; 3.261 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.582 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.610 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.614 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.226 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.253 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #749: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.650 ; 81 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.254 ; 3.262 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.687 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.763 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.767 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.900 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.983 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.988 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.432 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.437 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.094 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.187 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.193 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.559 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.587 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.591 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.226 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.254 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #750: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.649 ; 81 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.253 ; 3.261 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.687 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.763 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.767 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.900 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.983 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.988 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.432 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.437 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.094 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.187 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.193 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.559 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.587 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.591 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.225 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.253 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #751: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.880 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.477 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.509 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.260 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.288 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #752: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.420 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.451 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.176 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.306 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #753: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.813 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.368 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.268 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.297 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.301 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.209 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.301 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #754: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.786 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.388 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.398 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.476 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.480 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[10] ; -; 6.266 ; 0.786 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~636|dataf ; -; 6.293 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~636|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28]|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #755: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.160 ; -; Data Required Time ; 5.455 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.162 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.658 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.160 ; 3.162 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.160 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5]|sload ; -; 6.160 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.455 ; 0.016 ; ; uTsu ; 1 ; FF_X71_Y160_N26 ; ; vx_fetch|VX_Warp_zero|real_PC[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #756: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.160 ; -; Data Required Time ; 5.455 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.162 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.658 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.160 ; 3.162 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.160 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]|sload ; -; 6.160 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.455 ; 0.016 ; ; uTsu ; 1 ; FF_X71_Y160_N7 ; ; vx_fetch|VX_Warp_zero|real_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #757: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.024 ; ; ; ; ; ; -; Data Delay ; 3.168 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.199 ; 80 ; 0.000 ; 2.199 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.166 ; 3.168 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.166 ; 0.256 ; FF ; IC ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11]|sload ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.474 ; 2.974 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.264 ; 2.199 ; RR ; IC ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11]|clk ; -; 5.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11] ; -; 5.474 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.444 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.017 ; ; uTsu ; 1 ; FF_X72_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #758: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[0] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.300 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.110 ; ; ; ; ; ; -; Data Delay ; 2.227 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 1.828 ; 82 ; 0.876 ; 0.952 ; -; Cell ; ; 6 ; 0.215 ; 10 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.184 ; 8 ; 0.184 ; 0.184 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; -; 6.300 ; 2.227 ; ; ; ; ; ; data path ; -; 4.257 ; 0.184 ; FF ; uTco ; 1 ; FF_X102_Y159_N56 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]|q ; -; 4.301 ; 0.044 ; FF ; CELL ; 3 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]~la_lab/laboutb[17] ; -; 5.253 ; 0.952 ; FF ; IC ; 1 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97|datad ; -; 5.334 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97|combout ; -; 5.338 ; 0.004 ; FF ; CELL ; 3 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97~la_lab/laboutt[16] ; -; 6.214 ; 0.876 ; FF ; IC ; 1 ; MLABCELL_X69_Y156_N27 ; High Speed ; vx_fetch|VX_Warp_one|i199~0|datae ; -; 6.300 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X69_Y156_N27 ; High Speed ; vx_fetch|VX_Warp_one|i199~0|combout ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y156_N28 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[0]|d ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y156_N28 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.463 ; 2.963 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X69_Y156_N28 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[0]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y156_N28 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[0] ; -; 5.463 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.433 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.162 ; ; uTsu ; 1 ; FF_X69_Y156_N28 ; ; vx_fetch|VX_Warp_one|real_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #759: Setup slack is -0.705 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.705 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.731 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.494 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.213 ; 0.719 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|datad ; -; 6.305 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|combout ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]|d ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y150_N38 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #760: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.744 ; 83 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.442 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.935 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.964 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.970 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.233 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.306 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #761: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.759 ; 85 ; 0.108 ; 0.876 ; -; Cell ; ; 12 ; 0.378 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.230 ; 0.876 ; FF ; IC ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|dataf ; -; 6.257 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|combout ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|d ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.162 ; ; uTsu ; 1 ; FF_X80_Y149_N44 ; ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #762: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.400 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.521 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.221 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.304 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #763: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.647 ; 81 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.251 ; 3.259 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.687 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.763 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.767 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.900 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.983 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.988 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.432 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.437 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.094 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.187 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.193 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.559 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.587 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.591 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.223 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.251 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #764: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.882 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.497 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.502 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.277 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.304 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #765: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.046 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.177 ; 79 ; 0.000 ; 2.177 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.263 ; 0.562 ; RR ; IC ; 1 ; LABCELL_X93_Y149_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~798|dataf ; -; 6.291 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y149_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~798|combout ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30]|d ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.452 ; 2.952 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.242 ; 2.177 ; RR ; IC ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30]|clk ; -; 5.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -; 5.452 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.422 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y149_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #766: Setup slack is -0.704 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.160 ; -; Data Required Time ; 5.456 ; -; Slack ; -0.704 (VIOLATED) ; -+--------------------+--------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.162 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.658 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.160 ; 3.162 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.160 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE|sload ; -; 6.160 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.456 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y160_N8 ; ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #767: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.726 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.067 ; 0.713 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|dataf ; -; 6.097 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|combout ; -; 6.103 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35~la_mlab/laboutt[9] ; -; 6.233 ; 0.130 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|datae ; -; 6.309 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #768: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.479 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.508 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.513 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.219 ; 0.706 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.298 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #769: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.882 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.497 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.502 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.277 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.304 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #770: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.057 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.166 ; 79 ; 0.000 ; 2.166 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.264 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|dataf ; -; 6.290 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y162_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~783|combout ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|d ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.441 ; 2.941 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.231 ; 2.166 ; RR ; IC ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15]|clk ; -; 5.231 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y162_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -; 5.441 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.411 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y162_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #771: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.160 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.162 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.658 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.160 ; 3.162 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.160 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6]|sload ; -; 6.160 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.018 ; ; uTsu ; 1 ; FF_X71_Y160_N58 ; ; vx_fetch|VX_Warp_zero|real_PC[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #772: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.778 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.210 ; 0.612 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|datac ; -; 6.303 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|combout ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|d ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #773: Setup slack is -0.703 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.703 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.546 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.572 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.578 ; 0.006 ; FF ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.280 ; 0.702 ; FF ; IC ; 1 ; LABCELL_X108_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~868|dataf ; -; 6.307 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X108_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~868|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #774: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.307 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.307 ; 3.309 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.280 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.307 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.307 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #775: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.775 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.388 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.397 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.477 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.255 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.283 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #776: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.840 ; 87 ; 0.108 ; 0.929 ; -; Cell ; ; 12 ; 0.298 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.227 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.256 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #777: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.923 ; 89 ; 0.114 ; 1.372 ; -; Cell ; ; 12 ; 0.255 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.268 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.298 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #778: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.317 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.319 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.851 ; 86 ; 0.114 ; 1.300 ; -; Cell ; ; 12 ; 0.346 ; 10 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.317 ; 3.319 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.196 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.317 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.317 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.317 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #779: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.839 ; 86 ; 0.127 ; 1.275 ; -; Cell ; ; 12 ; 0.342 ; 10 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.184 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.301 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #780: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.317 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.319 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.851 ; 86 ; 0.114 ; 1.300 ; -; Cell ; ; 12 ; 0.346 ; 10 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.317 ; 3.319 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.196 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.317 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.317 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.317 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #781: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.871 ; 87 ; 0.104 ; 1.378 ; -; Cell ; ; 12 ; 0.305 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.266 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.296 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #782: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.682 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.251 ; 3.259 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.143 ; 0.136 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.234 ; 0.091 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.240 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.355 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.381 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.386 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.106 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.184 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.190 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.556 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.584 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.588 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.223 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.251 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #783: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.681 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.250 ; 3.258 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.143 ; 0.136 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.234 ; 0.091 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.240 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.355 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.381 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.386 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.106 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.184 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.190 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.556 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.584 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.588 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.222 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.250 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #784: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.366 ; 0.440 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.394 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.398 ; 0.004 ; FF ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.276 ; 0.878 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.306 ; 0.030 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #785: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_address[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.212 ; -; Data Required Time ; 5.510 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.116 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.767 ; 86 ; 0.573 ; 0.870 ; -; Cell ; ; 10 ; 0.328 ; 10 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.212 ; 3.220 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.873 ; 0.688 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|dataa ; -; 3.993 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.999 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.635 ; 0.636 ; RR ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.662 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.666 ; 0.004 ; FF ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.536 ; 0.870 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N39 ; High Speed ; vx_decode|out_csr_address[0]~5|dataf ; -; 5.562 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N39 ; High Speed ; vx_decode|out_csr_address[0]~5|combout ; -; 5.566 ; 0.004 ; FF ; CELL ; 3 ; LABCELL_X38_Y157_N39 ; High Speed ; vx_decode|out_csr_address[0]~5~la_lab/laboutb[6] ; -; 6.139 ; 0.573 ; FF ; IC ; 1 ; LABCELL_X51_Y153_N18 ; High Speed ; vx_d_e_reg|i498~5|datad ; -; 6.212 ; 0.073 ; FF ; CELL ; 1 ; LABCELL_X51_Y153_N18 ; High Speed ; vx_d_e_reg|i498~5|combout ; -; 6.212 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y153_N19 ; High Speed ; vx_d_e_reg|csr_address[5]|d ; -; 6.212 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y153_N19 ; High Speed ; vx_d_e_reg|csr_address[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.376 ; 2.876 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X51_Y153_N19 ; High Speed ; vx_d_e_reg|csr_address[5]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N19 ; High Speed ; vx_d_e_reg|csr_address[5] ; -; 5.376 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.346 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.510 ; 0.164 ; ; uTsu ; 1 ; FF_X51_Y153_N19 ; ; vx_d_e_reg|csr_address[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #786: Setup slack is -0.702 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.337 ; -; Data Required Time ; 5.635 ; -; Slack ; -0.702 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.095 ; ; ; ; ; ; -; Data Delay ; 2.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.316 ; 76 ; 0.000 ; 2.316 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.886 ; 83 ; 0.392 ; 0.786 ; -; Cell ; ; 8 ; 0.253 ; 11 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.139 ; 6 ; 0.139 ; 0.139 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.059 ; 3.059 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.059 ; 2.316 ; FF ; IC ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]|clk ; -; 4.059 ; 0.000 ; FR ; CELL ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; -; 6.337 ; 2.278 ; ; ; ; ; ; data path ; -; 4.198 ; 0.139 ; FF ; uTco ; 1 ; FF_X90_Y146_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]|q ; -; 4.267 ; 0.069 ; FF ; CELL ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]~la_mlab/laboutt[15] ; -; 4.975 ; 0.708 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|datae ; -; 5.037 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 5.042 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.828 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.854 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.859 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.251 ; 0.392 ; FF ; IC ; 1 ; MLABCELL_X74_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_one|i199~14|datae ; -; 6.337 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X74_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_one|i199~14|combout ; -; 6.337 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19]|d ; -; 6.337 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.635 ; 0.201 ; ; uTsu ; 1 ; FF_X74_Y159_N40 ; ; vx_fetch|VX_Warp_one|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #787: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.302 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.304 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.850 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.332 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.302 ; 3.304 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.429 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.505 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.509 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.275 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.302 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.302 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #788: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.877 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.255 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.282 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #789: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[3] ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.325 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.852 ; 86 ; 0.114 ; 0.795 ; -; Cell ; ; 16 ; 0.352 ; 11 ; 0.000 ; 0.063 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3] ; -; 6.314 ; 3.325 ; ; ; ; ; ; data path ; -; 3.110 ; 0.121 ; RR ; uTco ; 1 ; FF_X51_Y153_N38 ; ; vx_csr_handler|decode_csr_address[3]|q ; -; 3.173 ; 0.063 ; RR ; CELL ; 686 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]~la_lab/laboutb[5] ; -; 3.968 ; 0.795 ; RR ; IC ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|dataf ; -; 3.997 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144|combout ; -; 4.002 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X50_Y167_N42 ; High Speed ; vx_csr_handler|Mux_3~144~la_mlab/laboutb[8] ; -; 4.429 ; 0.427 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|dataf ; -; 4.455 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.815 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.843 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.849 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.112 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.171 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.177 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.300 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.363 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.367 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.142 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.169 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.174 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.288 ; 0.114 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.314 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.314 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.163 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #790: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.354 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.396 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.423 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.427 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.193 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.286 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #791: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.315 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.317 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.315 ; 3.317 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.289 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.315 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.315 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #792: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.302 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.304 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.332 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.302 ; 3.304 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.796 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.203 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.230 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.236 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.215 ; 0.979 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|datad ; -; 6.302 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~256|combout ; -; 6.302 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|d ; -; 6.302 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #793: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.679 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.248 ; 3.256 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.143 ; 0.136 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.234 ; 0.091 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.240 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.355 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.381 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.386 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.106 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.184 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.190 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.556 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.584 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.588 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.220 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.248 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #794: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.171 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.020 ; ; ; ; ; ; -; Data Delay ; 3.179 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.626 ; 83 ; 0.138 ; 1.398 ; -; Cell ; ; 10 ; 0.428 ; 13 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.171 ; 3.179 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 4.688 ; 0.163 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|datac ; -; 4.768 ; 0.080 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.773 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.171 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.171 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #795: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.823 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.502 ; 0.584 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.531 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.536 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.275 ; 0.739 ; FF ; IC ; 1 ; LABCELL_X104_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~718|dataf ; -; 6.303 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X104_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~718|combout ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14]|d ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.166 ; ; uTsu ; 1 ; FF_X104_Y160_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #796: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.821 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.322 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.271 ; 0.917 ; FF ; IC ; 1 ; LABCELL_X104_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~263|dataf ; -; 6.298 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X104_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~263|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.163 ; ; uTsu ; 1 ; FF_X104_Y159_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #797: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.509 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.541 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.261 ; 0.716 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~796|dataf ; -; 6.288 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~796|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N38 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #798: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.294 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.296 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.835 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.294 ; 3.296 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 6 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[11] ; -; 6.266 ; 0.666 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~540|dataf ; -; 6.294 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~540|combout ; -; 6.294 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28]|d ; -; 6.294 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #799: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.546 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.696 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.432 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.165 ; 0.750 ; FF ; IC ; 1 ; LABCELL_X79_Y151_N57 ; High Speed ; vx_d_e_reg|i385~81|datad ; -; 6.247 ; 0.082 ; FR ; CELL ; 2 ; LABCELL_X79_Y151_N57 ; High Speed ; vx_d_e_reg|i385~81|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N59 ; High Speed ; vx_d_e_reg|b_reg_data[26]|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N59 ; High Speed ; vx_d_e_reg|b_reg_data[26] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X79_Y151_N59 ; High Speed ; vx_d_e_reg|b_reg_data[26]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N59 ; High Speed ; vx_d_e_reg|b_reg_data[26] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.546 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y151_N59 ; ; vx_d_e_reg|b_reg_data[26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #800: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[25] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.334 ; -; Data Required Time ; 5.633 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.107 ; ; ; ; ; ; -; Data Delay ; 2.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.883 ; 83 ; 0.308 ; 0.887 ; -; Cell ; ; 8 ; 0.246 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; 6.334 ; 2.262 ; ; ; ; ; ; data path ; -; 4.205 ; 0.133 ; FF ; uTco ; 1 ; FF_X108_Y149_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|q ; -; 4.249 ; 0.044 ; FF ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]~la_lab/laboutb[6] ; -; 4.937 ; 0.688 ; FF ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|datae ; -; 5.021 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 5.025 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.912 ; 0.887 ; FF ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.937 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.942 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.250 ; 0.308 ; FF ; IC ; 1 ; LABCELL_X73_Y157_N24 ; High Speed ; vx_fetch|VX_Warp_two|i199~22|datac ; -; 6.334 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X73_Y157_N24 ; High Speed ; vx_fetch|VX_Warp_two|i199~22|combout ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y157_N26 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[25]|d ; -; 6.334 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y157_N26 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[25] ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X73_Y157_N26 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y157_N26 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[25] ; -; 5.465 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.633 ; 0.198 ; ; uTsu ; 1 ; FF_X73_Y157_N26 ; ; vx_fetch|VX_Warp_two|real_PC[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #801: Setup slack is -0.701 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.701 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.385 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.461 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.537 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.541 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.269 ; 0.728 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~831|dataf ; -; 6.295 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~831|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31]|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #802: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[9] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.201 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.320 ; 79 ; 0.000 ; 2.320 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.586 ; 79 ; 0.120 ; 0.774 ; -; Cell ; ; 16 ; 0.434 ; 13 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.234 ; 7 ; 0.234 ; 0.234 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.947 ; 2.947 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.947 ; 2.320 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 2.947 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 6.201 ; 3.254 ; ; ; ; ; ; data path ; -; 3.181 ; 0.234 ; RR ; uTco ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9]|q ; -; 3.245 ; 0.064 ; RR ; CELL ; 15 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]~la_lab/laboutb[2] ; -; 4.019 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30|datae ; -; 4.092 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30|combout ; -; 4.098 ; 0.006 ; RR ; CELL ; 3 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30~la_mlab/laboutt[13] ; -; 4.236 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X74_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~33|dataf ; -; 4.263 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X74_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~33|combout ; -; 4.269 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X74_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~33~la_mlab/laboutb[17] ; -; 4.389 ; 0.120 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datad ; -; 4.470 ; 0.081 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.474 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.691 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.766 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.770 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.203 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.230 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.236 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.393 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.421 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.426 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.173 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.201 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #803: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 84 ; 0.108 ; 0.787 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.026 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.053 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.059 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.230 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.306 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #804: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.873 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.494 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.526 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.531 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.255 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.282 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #805: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.887 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.264 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.291 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #806: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.838 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.488 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.517 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.218 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.305 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #807: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.384 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.430 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.507 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.512 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.269 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.296 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #808: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.818 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.447 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.474 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.480 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.256 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.283 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #809: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.472 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.499 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.504 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.255 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.283 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #810: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.773 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.408 ; 12 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.415 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.446 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.451 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.171 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.301 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #811: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.757 ; 84 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.423 ; 13 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.409 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.440 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.445 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.165 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.299 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #812: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 85 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.377 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.385 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.412 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.416 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.191 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.284 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #813: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.839 ; 86 ; 0.127 ; 1.275 ; -; Cell ; ; 12 ; 0.345 ; 10 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.184 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.304 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #814: Setup slack is -0.700 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.700 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.731 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.494 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.213 ; 0.719 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|datad ; -; 6.305 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|combout ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE|d ; -; 6.305 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y150_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #815: Setup slack is -0.699 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.699 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.346 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.426 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.430 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.244 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.271 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #816: Setup slack is -0.699 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.699 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.797 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.379 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.262 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.291 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.295 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.203 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.295 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #817: Setup slack is -0.699 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.699 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.316 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.851 ; 86 ; 0.114 ; 1.300 ; -; Cell ; ; 12 ; 0.343 ; 10 ; 0.000 ; 0.118 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.314 ; 3.316 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.196 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|datab ; -; 6.314 ; 0.118 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.314 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.314 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #818: Setup slack is -0.699 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.699 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.871 ; 87 ; 0.104 ; 1.378 ; -; Cell ; ; 12 ; 0.305 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.266 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.296 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #819: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 84 ; 0.108 ; 0.787 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.026 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.053 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.059 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.230 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.306 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.306 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #820: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.889 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.488 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.517 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.269 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|dataf ; -; 6.296 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|combout ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|d ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #821: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.886 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.265 ; 0.596 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|dataf ; -; 6.292 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #822: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.281 ; 0.770 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|dataf ; -; 6.309 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|combout ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|d ; -; 6.309 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #823: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.901 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.482 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.280 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|dataf ; -; 6.308 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|combout ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|d ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.164 ; ; uTsu ; 1 ; FF_X104_Y146_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #824: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.211 ; 0.645 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|datad ; -; 6.298 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #825: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.847 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.273 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.301 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #826: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.306 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.304 ; 3.306 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.471 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.498 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.504 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.277 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.304 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.304 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #827: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.478 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.254 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.281 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #828: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.299 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.297 ; 3.299 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.446 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.479 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.269 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.297 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #829: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.462 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.466 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.264 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.291 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #830: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.873 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.291 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.502 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.507 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.254 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.282 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #831: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.463 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.491 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.496 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.271 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.298 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #832: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_f_d_reg|curr_PC[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.168 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.722 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.325 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.166 ; 3.168 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.517 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.851 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.879 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.884 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.166 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|ena ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N44 ; ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #833: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_f_d_reg|curr_PC[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.168 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.722 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.325 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.166 ; 3.168 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.517 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.851 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.879 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.884 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.166 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|ena ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N25 ; ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #834: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.781 ; 84 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.395 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.176 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.296 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #835: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.824 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.258 ; 0.696 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~604|dataf ; -; 6.285 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~604|combout ; -; 6.285 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28]|d ; -; 6.285 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #836: Setup slack is -0.698 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.698 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.761 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.418 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.491 ; 0.573 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.518 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.212 ; 0.688 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1003|datad ; -; 6.298 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X107_Y158_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1003|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11]|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #837: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.663 ; 82 ; 0.127 ; 0.734 ; -; Cell ; ; 14 ; 0.464 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.246 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.091 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.171 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.176 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.303 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.424 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.429 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.179 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.185 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.551 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.579 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.583 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.218 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.246 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #838: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.662 ; 82 ; 0.127 ; 0.734 ; -; Cell ; ; 14 ; 0.464 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.245 ; 3.253 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.091 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.171 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.176 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.303 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.424 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.429 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.179 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.185 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.551 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.579 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.583 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.217 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.245 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #839: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.087 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.325 ; 79 ; 0.000 ; 2.325 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.572 ; 79 ; 0.120 ; 0.863 ; -; Cell ; ; 16 ; 0.492 ; 15 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.182 ; 6 ; 0.182 ; 0.182 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.952 ; 2.952 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.952 ; 2.325 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 2.952 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 6.198 ; 3.246 ; ; ; ; ; ; data path ; -; 3.134 ; 0.182 ; FF ; uTco ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|q ; -; 3.178 ; 0.044 ; FF ; CELL ; 4 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE~la_lab/laboutt[10] ; -; 4.041 ; 0.863 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~44|dataf ; -; 4.070 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~44|combout ; -; 4.075 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~44~la_mlab/laboutb[4] ; -; 4.195 ; 0.120 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~45|datac ; -; 4.281 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~45|combout ; -; 4.287 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~45~la_mlab/laboutb[16] ; -; 4.419 ; 0.132 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|datac ; -; 4.505 ; 0.086 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|combout ; -; 4.511 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46~la_mlab/laboutt[8] ; -; 4.631 ; 0.120 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|dataa ; -; 4.763 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.767 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.200 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.227 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.233 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.390 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.418 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.423 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.170 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.198 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.198 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.198 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #840: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.806 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.329 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.089 ; 0.760 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.118 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.124 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.247 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.306 ; 0.059 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #841: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 85 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.574 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.602 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.606 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.218 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.245 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #842: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 83 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.437 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.913 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.939 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.945 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.223 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.296 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #843: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N4 ; ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #844: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N10 ; ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #845: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.890 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.268 ; 0.600 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|dataf ; -; 6.296 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|combout ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|d ; -; 6.296 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #846: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.663 ; 81 ; 0.136 ; 0.714 ; -; Cell ; ; 14 ; 0.518 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.299 ; 3.307 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; FF ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.676 ; 0.514 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.759 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.763 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.899 ; 0.136 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.978 ; 0.079 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.983 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.429 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.434 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.208 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.214 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.928 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.958 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.964 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.224 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.299 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.299 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #847: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.822 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.261 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.288 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #848: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.810 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.248 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.275 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #849: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.774 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.376 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.344 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.424 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.428 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.242 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.269 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #850: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.291 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.645 ; 80 ; 0.133 ; 0.712 ; -; Cell ; ; 14 ; 0.520 ; 16 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.283 ; 3.291 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.687 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.763 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.767 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.900 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.983 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.988 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.432 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.437 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.094 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.187 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.193 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.477 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.503 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.509 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.221 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.283 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #851: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.463 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.491 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.496 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.271 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.298 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.298 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #852: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.839 ; 86 ; 0.127 ; 1.275 ; -; Cell ; ; 12 ; 0.342 ; 10 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.184 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.301 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|d ; -; 6.301 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N11 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #853: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.774 ; 84 ; 0.120 ; 1.302 ; -; Cell ; ; 12 ; 0.402 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.179 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.296 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #854: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.761 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.421 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.460 ; 0.534 ; RR ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.488 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.492 ; 0.004 ; FF ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.211 ; 0.719 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~555|datad ; -; 6.301 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X105_Y159_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~555|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #855: Setup slack is -0.697 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[0] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.697 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.110 ; ; ; ; ; ; -; Data Delay ; 2.219 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 1.847 ; 83 ; 0.895 ; 0.952 ; -; Cell ; ; 6 ; 0.188 ; 8 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.184 ; 8 ; 0.184 ; 0.184 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; -; 6.292 ; 2.219 ; ; ; ; ; ; data path ; -; 4.257 ; 0.184 ; FF ; uTco ; 1 ; FF_X102_Y159_N56 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]|q ; -; 4.301 ; 0.044 ; FF ; CELL ; 3 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]~la_lab/laboutb[17] ; -; 5.253 ; 0.952 ; FF ; IC ; 1 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97|datad ; -; 5.334 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97|combout ; -; 5.338 ; 0.004 ; FF ; CELL ; 3 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97~la_lab/laboutt[16] ; -; 6.233 ; 0.895 ; FF ; IC ; 1 ; MLABCELL_X69_Y156_N36 ; High Speed ; vx_fetch|VX_Warp_two|i199~1|datae ; -; 6.292 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X69_Y156_N36 ; High Speed ; vx_fetch|VX_Warp_two|i199~1|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y156_N38 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[0]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y156_N38 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.463 ; 2.963 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X69_Y156_N38 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[0]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y156_N38 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[0] ; -; 5.463 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.433 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.162 ; ; uTsu ; 1 ; FF_X69_Y156_N38 ; ; vx_fetch|VX_Warp_two|real_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #856: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.660 ; 82 ; 0.127 ; 0.734 ; -; Cell ; ; 14 ; 0.464 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.243 ; 3.251 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.091 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.171 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.176 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.303 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.424 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.429 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.179 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.185 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.551 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.579 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.583 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.215 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.243 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #857: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N5 ; ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #858: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N14 ; ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #859: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.313 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.315 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.906 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.313 ; 3.315 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.285 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|dataf ; -; 6.313 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|combout ; -; 6.313 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|d ; -; 6.313 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.176 ; ; uTsu ; 1 ; FF_X107_Y149_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #860: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.314 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.316 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.352 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.314 ; 3.316 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.482 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.221 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|datac ; -; 6.314 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|combout ; -; 6.314 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|d ; -; 6.314 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y142_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #861: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.444 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.471 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.267 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.295 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #862: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.366 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.391 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.418 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.422 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.188 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.281 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #863: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.819 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.391 ; 0.474 ; RR ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.418 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.422 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.267 ; 0.845 ; FF ; IC ; 1 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|dataf ; -; 6.295 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #864: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.024 ; ; ; ; ; ; -; Data Delay ; 3.168 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.199 ; 80 ; 0.000 ; 2.199 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.166 ; 3.168 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.166 ; 0.256 ; FF ; IC ; 1 ; FF_X72_Y161_N35 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[13]|sload ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y161_N35 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[13] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.474 ; 2.974 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.264 ; 2.199 ; RR ; IC ; 1 ; FF_X72_Y161_N35 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[13]|clk ; -; 5.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y161_N35 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[13] ; -; 5.474 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.444 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.026 ; ; uTsu ; 1 ; FF_X72_Y161_N35 ; ; vx_fetch|VX_Warp_zero|real_PC[13] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #865: Setup slack is -0.696 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.696 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.761 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.416 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.493 ; 0.575 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.519 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.525 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.211 ; 0.686 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~971|datad ; -; 6.296 ; 0.085 ; FR ; CELL ; 1 ; MLABCELL_X107_Y158_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~971|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11]|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #866: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.294 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.302 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.681 ; 81 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.496 ; 15 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.294 ; 3.302 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.895 ; 0.710 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.018 ; 0.123 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.024 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.141 ; 0.117 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.167 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.172 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.355 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.412 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.417 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.100 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.191 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.197 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.905 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.933 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.219 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.294 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.294 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.294 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #867: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.051 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.890 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.283 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.536 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.562 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.267 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|dataf ; -; 6.293 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.447 ; 2.947 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; 5.447 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.417 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y163_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #868: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.235 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.262 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.267 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.209 ; 0.942 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|datad ; -; 6.291 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|combout ; -; 6.291 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|d ; -; 6.291 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y162_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #869: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.647 ; 81 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.479 ; 15 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.118 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|datab ; -; 6.246 ; 0.128 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y152_N32 ; ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #870: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.477 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.221 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.308 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.308 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.308 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #871: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.291 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.289 ; 3.291 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.450 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.477 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.207 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.289 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #872: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.259 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.286 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #873: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.829 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.246 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.273 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #874: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.917 ; 89 ; 0.114 ; 1.366 ; -; Cell ; ; 12 ; 0.253 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.262 ; 1.366 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|dataf ; -; 6.290 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|combout ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|d ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #875: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.294 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.296 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 85 ; 0.104 ; 1.302 ; -; Cell ; ; 12 ; 0.382 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.294 ; 3.296 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.177 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.294 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.294 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.294 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #876: Setup slack is -0.695 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.471 ; -; Slack ; -0.695 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.024 ; ; ; ; ; ; -; Data Delay ; 3.168 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.199 ; 80 ; 0.000 ; 2.199 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.166 ; 3.168 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.166 ; 0.256 ; FF ; IC ; 1 ; FF_X72_Y161_N53 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[19]|sload ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y161_N53 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.474 ; 2.974 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.264 ; 2.199 ; RR ; IC ; 1 ; FF_X72_Y161_N53 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[19]|clk ; -; 5.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y161_N53 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[19] ; -; 5.474 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.444 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.471 ; 0.027 ; ; uTsu ; 1 ; FF_X72_Y161_N53 ; ; vx_fetch|VX_Warp_zero|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #877: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N32 ; ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #878: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N44 ; ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #879: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.160 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.158 ; 3.160 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.158 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|sload ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #880: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.300 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.302 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.828 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.352 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.300 ; 3.302 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.501 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.532 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.536 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.208 ; 0.672 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|datad ; -; 6.300 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|combout ; -; 6.300 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|d ; -; 6.300 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #881: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.818 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.257 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.284 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #882: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.845 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.466 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.493 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.498 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.249 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.277 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #883: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.757 ; 84 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.419 ; 13 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.409 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.440 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.445 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.165 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.295 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #884: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.086 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.088 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.627 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.086 ; 3.088 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.086 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|sclr ; -; 6.086 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N25 ; ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #885: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.086 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.088 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.627 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.086 ; 3.088 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.086 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|sclr ; -; 6.086 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N26 ; ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #886: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.086 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.088 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.627 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.086 ; 3.088 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.086 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|sclr ; -; 6.086 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N16 ; ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #887: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 84 ; 0.104 ; 1.300 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.188 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.309 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.309 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.309 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #888: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.781 ; 84 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.392 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.176 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.293 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #889: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.309 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.311 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 84 ; 0.104 ; 1.300 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.309 ; 3.311 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.188 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.309 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.309 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.309 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #890: Setup slack is -0.694 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.694 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.865 ; 87 ; 0.104 ; 1.372 ; -; Cell ; ; 12 ; 0.305 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.260 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.290 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #891: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.874 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.252 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.280 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #892: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.874 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.668 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.252 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.280 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #893: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.294 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.296 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.294 ; 3.296 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.421 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.497 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.501 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.267 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.294 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.294 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.294 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #894: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.819 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.473 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.247 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.274 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #895: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.712 ; 82 ; 0.136 ; 0.708 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.292 ; 3.300 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.712 ; 0.549 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.740 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.744 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.880 ; 0.136 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.959 ; 0.079 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.964 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.320 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.410 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.098 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.189 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.195 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.903 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.931 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.937 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.217 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.292 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #896: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.219 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.306 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #897: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.379 ; 12 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.287 ; 3.289 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.448 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.475 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.205 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.287 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #898: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.854 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.303 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.497 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.502 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.249 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.277 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #899: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.903 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.266 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|dataf ; -; 6.292 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X101_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~782|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #900: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.196 ; -; Data Required Time ; 5.503 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.463 ; 76 ; 0.121 ; 0.816 ; -; Cell ; ; 18 ; 0.662 ; 20 ; 0.000 ; 0.176 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; 6.196 ; 3.248 ; ; ; ; ; ; data path ; -; 3.071 ; 0.123 ; FF ; uTco ; 1 ; FF_X79_Y153_N40 ; ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|q ; -; 3.115 ; 0.044 ; FF ; CELL ; 2 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE~la_lab/laboutb[6] ; -; 3.931 ; 0.816 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|dataf ; -; 3.958 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|combout ; -; 3.964 ; 0.006 ; FF ; CELL ; 70 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20~la_mlab/laboutt[7] ; -; 4.247 ; 0.283 ; FF ; IC ; 5 ; LABCELL_X73_Y152_N0 ; High Speed ; vx_execute|[0].vx_alu|add_0~1|datac ; -; 4.423 ; 0.176 ; FF ; CELL ; 1 ; LABCELL_X73_Y152_N3 ; High Speed ; vx_execute|[0].vx_alu|add_0~5|cout ; -; 4.423 ; 0.000 ; FF ; CELL ; 3 ; LABCELL_X73_Y152_N6 ; High Speed ; vx_execute|[0].vx_alu|add_0~9|cin ; -; 4.440 ; 0.017 ; FR ; CELL ; 1 ; LABCELL_X73_Y152_N9 ; High Speed ; vx_execute|[0].vx_alu|add_0~13|cout ; -; 4.440 ; 0.000 ; RR ; CELL ; 3 ; LABCELL_X73_Y152_N12 ; High Speed ; vx_execute|[0].vx_alu|add_0~17|cin ; -; 4.451 ; 0.011 ; RF ; CELL ; 1 ; LABCELL_X73_Y152_N15 ; High Speed ; vx_execute|[0].vx_alu|add_0~21|cout ; -; 4.451 ; 0.000 ; FF ; CELL ; 3 ; LABCELL_X73_Y152_N18 ; High Speed ; vx_execute|[0].vx_alu|add_0~25|cin ; -; 4.565 ; 0.114 ; FF ; CELL ; 1 ; LABCELL_X73_Y152_N21 ; High Speed ; vx_execute|[0].vx_alu|add_0~29|sumout ; -; 4.570 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X73_Y152_N21 ; High Speed ; vx_execute|[0].vx_alu|add_0~29~la_lab/laboutt[15] ; -; 4.997 ; 0.427 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~51|datac ; -; 5.084 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~51|combout ; -; 5.090 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~51~la_mlab/laboutt[13] ; -; 5.211 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|datac ; -; 5.301 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|combout ; -; 5.307 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52~la_mlab/laboutb[11] ; -; 6.123 ; 0.816 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|datad ; -; 6.196 ; 0.073 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|combout ; -; 6.196 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|d ; -; 6.196 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.503 ; 0.168 ; ; uTsu ; 1 ; FF_X46_Y153_N34 ; ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #901: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.764 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.194 ; 0.648 ; RR ; IC ; 1 ; LABCELL_X93_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~845|datac ; -; 6.276 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X93_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~845|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13]|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.162 ; ; uTsu ; 1 ; FF_X93_Y160_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #902: Setup slack is -0.693 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[0] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.693 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.110 ; ; ; ; ; ; -; Data Delay ; 2.214 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 1.841 ; 83 ; 0.889 ; 0.952 ; -; Cell ; ; 6 ; 0.189 ; 9 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.184 ; 8 ; 0.184 ; 0.184 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0] ; -; 6.287 ; 2.214 ; ; ; ; ; ; data path ; -; 4.257 ; 0.184 ; FF ; uTco ; 1 ; FF_X102_Y159_N56 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]|q ; -; 4.301 ; 0.044 ; FF ; CELL ; 3 ; FF_X102_Y159_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[0]~la_lab/laboutb[17] ; -; 5.253 ; 0.952 ; FF ; IC ; 1 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97|datad ; -; 5.334 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97|combout ; -; 5.338 ; 0.004 ; FF ; CELL ; 3 ; LABCELL_X79_Y157_N24 ; High Speed ; vx_decode|out_a_reg_data[0]~97~la_lab/laboutt[16] ; -; 6.227 ; 0.889 ; FF ; IC ; 1 ; MLABCELL_X69_Y156_N54 ; High Speed ; vx_fetch|VX_Warp_three|i199~1|datae ; -; 6.287 ; 0.060 ; FF ; CELL ; 1 ; MLABCELL_X69_Y156_N54 ; High Speed ; vx_fetch|VX_Warp_three|i199~1|combout ; -; 6.287 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y156_N56 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[0]|d ; -; 6.287 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y156_N56 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.463 ; 2.963 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X69_Y156_N56 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[0]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y156_N56 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[0] ; -; 5.463 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.433 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.161 ; ; uTsu ; 1 ; FF_X69_Y156_N56 ; ; vx_fetch|VX_Warp_three|real_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #903: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.149 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.151 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.676 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.149 ; 3.151 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.149 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|sload ; -; 6.149 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.014 ; ; uTsu ; 1 ; FF_X73_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #904: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.459 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.463 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.199 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.281 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y164_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #905: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.220 ; 0.655 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|datac ; -; 6.306 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X103_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #906: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.235 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.262 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.267 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.204 ; 0.937 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|datad ; -; 6.286 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|combout ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|d ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #907: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.815 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.486 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.518 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.523 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.247 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.274 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #908: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.829 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.256 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.283 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #909: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.299 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.297 ; 3.299 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.480 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.509 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.210 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.297 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.297 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.297 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #910: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.552 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.647 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.477 ; 15 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.118 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|datab ; -; 6.244 ; 0.126 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.552 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y152_N34 ; ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #911: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.447 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.474 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.480 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.246 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.273 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #912: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.255 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.282 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #913: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.294 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.296 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.294 ; 3.296 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.504 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.530 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.536 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.268 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.294 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.294 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.294 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #914: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 86 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.348 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.218 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.246 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #915: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.682 ; 83 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.440 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.241 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.722 ; 0.540 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.750 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.754 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.887 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.970 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.975 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.326 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.419 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.424 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.081 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.174 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.180 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.546 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.574 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.578 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.213 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.241 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #916: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.681 ; 83 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.440 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.240 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.722 ; 0.540 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.750 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.754 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.887 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.970 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.975 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.326 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.419 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.424 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.081 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.174 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.180 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.546 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.574 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.578 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.212 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.240 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #917: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.781 ; 84 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.395 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.176 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.296 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #918: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.774 ; 84 ; 0.120 ; 1.302 ; -; Cell ; ; 12 ; 0.404 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.179 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.298 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #919: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.248 ; 0.686 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~585|dataf ; -; 6.275 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~585|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #920: Setup slack is -0.692 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.692 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.393 ; 0.476 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.467 ; 0.074 ; RF ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.471 ; 0.004 ; FF ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.254 ; 0.783 ; FF ; IC ; 1 ; LABCELL_X93_Y161_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~877|dataf ; -; 6.282 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X93_Y161_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~877|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y161_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #921: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.592 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.618 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.624 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.251 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.279 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #922: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.592 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.618 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.624 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.251 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.279 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #923: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.734 ; 83 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.440 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.922 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.951 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.957 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.220 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.293 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #924: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.883 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.477 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.509 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.513 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.264 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|dataf ; -; 6.290 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|combout ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|d ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #925: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.459 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.463 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.199 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.281 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #926: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.868 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.247 ; 0.681 ; RR ; IC ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|dataf ; -; 6.274 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #927: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.502 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.508 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.208 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.291 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.291 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.291 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #928: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 86 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.348 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.218 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.246 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N17 ; ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #929: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.679 ; 83 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.440 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.238 ; 3.246 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.722 ; 0.540 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.750 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.754 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.887 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.970 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.975 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.326 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.419 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.424 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.081 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.174 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.180 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.546 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.574 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.578 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.210 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.238 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #930: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.435 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.461 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.467 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.198 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|datad ; -; 6.291 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X90_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~890|combout ; -; 6.291 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|d ; -; 6.291 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #931: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.086 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.088 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.627 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.086 ; 3.088 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.086 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|sclr ; -; 6.086 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N38 ; ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #932: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.086 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.088 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.627 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.086 ; 3.088 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.086 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|sclr ; -; 6.086 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N32 ; ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #933: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_f_d_reg|curr_PC[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.161 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.751 ; 87 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.290 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.159 ; 3.161 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.510 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.844 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.872 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.159 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|ena ; -; 6.159 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N44 ; ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #934: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_f_d_reg|curr_PC[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.161 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.751 ; 87 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.290 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.159 ; 3.161 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.510 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.844 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.872 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.159 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|ena ; -; 6.159 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N25 ; ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #935: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 84 ; 0.104 ; 1.300 ; -; Cell ; ; 12 ; 0.393 ; 12 ; 0.000 ; 0.118 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.188 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|datab ; -; 6.306 ; 0.118 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #936: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.150 ; -; Data Required Time ; 5.459 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.152 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.150 ; 3.152 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.150 ; 0.240 ; FF ; IC ; 1 ; FF_X71_Y159_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[21]|sload ; -; 6.150 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y159_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y159_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[21]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y159_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[21] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.459 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y159_N25 ; ; vx_fetch|VX_Warp_zero|real_PC[21] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #937: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.150 ; -; Data Required Time ; 5.459 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.152 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.150 ; 3.152 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.150 ; 0.240 ; FF ; IC ; 1 ; FF_X71_Y159_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[3]|sload ; -; 6.150 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y159_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y159_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[3]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y159_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[3] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.459 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y159_N10 ; ; vx_fetch|VX_Warp_zero|real_PC[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #938: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.262 ; 0.665 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|dataf ; -; 6.290 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|combout ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]|d ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #939: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.509 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.541 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[17] ; -; 6.277 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~786|dataf ; -; 6.303 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~786|combout ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18]|d ; -; 6.303 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #940: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.819 ; 86 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.391 ; 0.474 ; RR ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.418 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.422 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.267 ; 0.845 ; FF ; IC ; 1 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|dataf ; -; 6.295 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y150_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #941: Setup slack is -0.691 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[0] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.691 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.320 ; 79 ; 0.000 ; 2.320 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.607 ; 80 ; 0.132 ; 0.955 ; -; Cell ; ; 14 ; 0.411 ; 13 ; 0.000 ; 0.124 ; -; uTco ; ; 1 ; 0.227 ; 7 ; 0.227 ; 0.227 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.947 ; 2.947 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.947 ; 2.320 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 2.947 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 6.192 ; 3.245 ; ; ; ; ; ; data path ; -; 3.174 ; 0.227 ; FF ; uTco ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0]|q ; -; 3.221 ; 0.047 ; FF ; CELL ; 12 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]~la_lab/laboutb[1] ; -; 4.176 ; 0.955 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|dataa ; -; 4.300 ; 0.124 ; FR ; CELL ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|combout ; -; 4.305 ; 0.005 ; RR ; CELL ; 2 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28~la_mlab/laboutt[2] ; -; 4.437 ; 0.132 ; RR ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datae ; -; 4.510 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.514 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.729 ; 0.215 ; FF ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.792 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.796 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.244 ; 0.448 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.272 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.278 ; 0.006 ; RR ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.424 ; 0.146 ; RR ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.450 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.455 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.166 ; 0.711 ; RR ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.192 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.192 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.192 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #942: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.303 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.305 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.353 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.303 ; 3.305 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.477 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.509 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.513 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.211 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|datac ; -; 6.303 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|combout ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|d ; -; 6.303 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #943: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.300 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.302 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.300 ; 3.302 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.474 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.272 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|dataf ; -; 6.300 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|combout ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|d ; -; 6.300 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.164 ; ; uTsu ; 1 ; FF_X104_Y146_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #944: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.468 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.499 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.503 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.273 ; 0.770 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|dataf ; -; 6.301 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #945: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.774 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.203 ; 0.645 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|datad ; -; 6.290 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #946: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.480 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.509 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.261 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|dataf ; -; 6.288 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #947: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.828 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.257 ; 0.596 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|dataf ; -; 6.284 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|combout ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|d ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #948: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.291 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.410 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.289 ; 3.291 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.417 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.444 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.449 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.197 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.289 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #949: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.478 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.244 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.271 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #950: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.819 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.446 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.479 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.258 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.286 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #951: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.850 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.323 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.502 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.528 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.266 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.292 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #952: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.520 ; 78 ; 0.118 ; 0.683 ; -; Cell ; ; 14 ; 0.600 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.238 ; 3.246 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.602 ; 0.362 ; FF ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.630 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.634 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.212 ; 0.578 ; RR ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.238 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #953: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.776 ; 86 ; 0.108 ; 0.908 ; -; Cell ; ; 12 ; 0.348 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.216 ; 0.908 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|dataf ; -; 6.244 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N22 ; ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #954: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.779 ; 85 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.377 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.385 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.412 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.416 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.182 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.275 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.275 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.275 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #955: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.893 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.273 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.256 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|dataf ; -; 6.284 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~790|combout ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|d ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #956: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.808 ; 86 ; 0.108 ; 0.943 ; -; Cell ; ; 12 ; 0.317 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.215 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.245 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #957: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.809 ; 87 ; 0.108 ; 0.944 ; -; Cell ; ; 12 ; 0.316 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.216 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.245 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #958: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.296 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.298 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.793 ; 85 ; 0.104 ; 1.302 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.296 ; 3.298 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.177 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.296 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.296 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #959: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[1] ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+-----------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+-------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+-------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; 0.005 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.348 ; 79 ; 0.000 ; 2.348 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.666 ; 80 ; 0.113 ; 0.777 ; -; Cell ; ; 16 ; 0.534 ; 16 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.129 ; 4 ; 0.129 ; 0.129 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+-------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.975 ; 2.975 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.975 ; 2.348 ; RR ; IC ; 1 ; FF_X40_Y149_N38 ; High Speed ; vx_csr_handler|decode_csr_address[1]|clk ; -; 2.975 ; 0.000 ; RR ; CELL ; 1 ; FF_X40_Y149_N38 ; High Speed ; vx_csr_handler|decode_csr_address[1] ; -; 6.304 ; 3.329 ; ; ; ; ; ; data path ; -; 3.104 ; 0.129 ; RR ; uTco ; 1 ; FF_X40_Y149_N38 ; ; vx_csr_handler|decode_csr_address[1]|q ; -; 3.167 ; 0.063 ; RR ; CELL ; 548 ; FF_X40_Y149_N38 ; High Speed ; vx_csr_handler|decode_csr_address[1]~la_lab/laboutb[5] ; -; 3.808 ; 0.641 ; RR ; IC ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|datae ; -; 3.883 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|combout ; -; 3.888 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196~la_lab/laboutb[1] ; -; 4.335 ; 0.447 ; RR ; IC ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|datae ; -; 4.408 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|combout ; -; 4.414 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200~la_mlab/laboutt[0] ; -; 4.539 ; 0.125 ; RR ; IC ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|datac ; -; 4.619 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|combout ; -; 4.623 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211~la_lab/laboutb[14] ; -; 5.059 ; 0.436 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|datad ; -; 5.139 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.143 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.270 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.353 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.357 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.134 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.160 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.165 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.278 ; 0.113 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.304 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.164 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #960: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.304 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+-----------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+-------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+-------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; 0.005 ; ; ; ; ; ; -; Data Delay ; 3.329 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.348 ; 79 ; 0.000 ; 2.348 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.734 ; 82 ; 0.113 ; 0.777 ; -; Cell ; ; 16 ; 0.469 ; 14 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+-------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.975 ; 2.975 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.975 ; 2.348 ; RR ; IC ; 1 ; FF_X40_Y149_N28 ; High Speed ; vx_csr_handler|decode_csr_address[0]~DUPLICATE|clk ; -; 2.975 ; 0.000 ; RR ; CELL ; 1 ; FF_X40_Y149_N28 ; High Speed ; vx_csr_handler|decode_csr_address[0]~DUPLICATE ; -; 6.304 ; 3.329 ; ; ; ; ; ; data path ; -; 3.101 ; 0.126 ; FF ; uTco ; 1 ; FF_X40_Y149_N28 ; ; vx_csr_handler|decode_csr_address[0]~DUPLICATE|q ; -; 3.145 ; 0.044 ; FF ; CELL ; 363 ; FF_X40_Y149_N28 ; High Speed ; vx_csr_handler|decode_csr_address[0]~DUPLICATE~la_lab/laboutt[18] ; -; 3.854 ; 0.709 ; FF ; IC ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|dataf ; -; 3.883 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196|combout ; -; 3.888 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X30_Y145_N30 ; High Speed ; vx_csr_handler|Mux_3~196~la_lab/laboutb[1] ; -; 4.335 ; 0.447 ; RR ; IC ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|datae ; -; 4.408 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200|combout ; -; 4.414 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X34_Y149_N0 ; High Speed ; vx_csr_handler|Mux_3~200~la_mlab/laboutt[0] ; -; 4.539 ; 0.125 ; RR ; IC ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|datac ; -; 4.619 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211|combout ; -; 4.623 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X35_Y149_N51 ; High Speed ; vx_csr_handler|Mux_3~211~la_lab/laboutb[14] ; -; 5.059 ; 0.436 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|datad ; -; 5.139 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.143 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.270 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.353 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.357 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.134 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.160 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.165 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.278 ; 0.113 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.304 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.304 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.164 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #961: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.822 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.555 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.256 ; 0.701 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~732|dataf ; -; 6.283 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~732|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #962: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.813 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.598 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.245 ; 0.647 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~969|dataf ; -; 6.272 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~969|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y159_N37 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #963: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.265 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|dataf ; -; 6.292 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.164 ; ; uTsu ; 1 ; FF_X108_Y150_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #964: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[25] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.628 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 2.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.985 ; 88 ; 0.421 ; 0.887 ; -; Cell ; ; 8 ; 0.130 ; 6 ; 0.000 ; 0.044 ; -; uTco ; ; 1 ; 0.131 ; 6 ; 0.131 ; 0.131 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X108_Y149_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y149_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25] ; -; 6.318 ; 2.246 ; ; ; ; ; ; data path ; -; 4.203 ; 0.131 ; FF ; uTco ; 1 ; FF_X108_Y149_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25]|q ; -; 4.247 ; 0.044 ; FF ; CELL ; 1 ; FF_X108_Y149_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25]~la_lab/laboutt[17] ; -; 4.924 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|dataf ; -; 4.950 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 4.954 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.841 ; 0.887 ; FF ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.866 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.871 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.292 ; 0.421 ; FF ; IC ; 1 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|dataf ; -; 6.318 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25] ; -+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25] ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.628 ; 0.199 ; ; uTsu ; 1 ; FF_X75_Y158_N38 ; ; vx_fetch|VX_Warp_three|real_PC[25] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #965: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.163 ; -; Data Required Time ; 5.473 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.165 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.705 ; 85 ; 0.119 ; 1.196 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.163 ; 3.165 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.163 ; 1.196 ; FF ; IC ; 1 ; FF_X71_Y157_N8 ; High Speed ; vx_f_d_reg|curr_PC[31]|ena ; -; 6.163 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y157_N8 ; High Speed ; vx_f_d_reg|curr_PC[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y157_N8 ; High Speed ; vx_f_d_reg|curr_PC[31]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y157_N8 ; High Speed ; vx_f_d_reg|curr_PC[31] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.473 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y157_N8 ; ; vx_f_d_reg|curr_PC[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #966: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.163 ; -; Data Required Time ; 5.473 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.165 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.705 ; 85 ; 0.119 ; 1.196 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.163 ; 3.165 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.163 ; 1.196 ; FF ; IC ; 1 ; FF_X71_Y157_N49 ; High Speed ; vx_f_d_reg|curr_PC[28]|ena ; -; 6.163 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y157_N49 ; High Speed ; vx_f_d_reg|curr_PC[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y157_N49 ; High Speed ; vx_f_d_reg|curr_PC[28]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y157_N49 ; High Speed ; vx_f_d_reg|curr_PC[28] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.473 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y157_N49 ; ; vx_f_d_reg|curr_PC[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #967: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[1] ; -; To Node ; vx_e_m_reg|alu_result[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.191 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.079 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.317 ; 79 ; 0.000 ; 2.317 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.563 ; 79 ; 0.127 ; 0.659 ; -; Cell ; ; 16 ; 0.501 ; 15 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.183 ; 6 ; 0.183 ; 0.183 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.944 ; 2.944 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.944 ; 2.317 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 2.944 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 6.191 ; 3.247 ; ; ; ; ; ; data path ; -; 3.127 ; 0.183 ; FF ; uTco ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1]|q ; -; 3.195 ; 0.068 ; FF ; CELL ; 4 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]~la_lab/laboutt[4] ; -; 3.820 ; 0.625 ; FF ; IC ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|dataf ; -; 3.848 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|combout ; -; 3.852 ; 0.004 ; FF ; CELL ; 71 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22~la_lab/laboutb[2] ; -; 4.224 ; 0.372 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|datac ; -; 4.316 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|combout ; -; 4.321 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28~la_mlab/laboutt[2] ; -; 4.448 ; 0.127 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.742 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.817 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.821 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.254 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.281 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.287 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.417 ; 0.130 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|dataf ; -; 5.444 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|combout ; -; 5.449 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41~la_mlab/laboutb[0] ; -; 6.108 ; 0.659 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|datac ; -; 6.191 ; 0.083 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|combout ; -; 6.191 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|d ; -; 6.191 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N31 ; ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #968: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.244 ; 0.701 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1001|dataf ; -; 6.272 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1001|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y159_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #969: Setup slack is -0.690 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.308 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.690 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.310 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.308 ; 3.310 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.491 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.495 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.281 ; 0.786 ; RR ; IC ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|dataf ; -; 6.308 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|combout ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|d ; -; 6.308 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.181 ; ; uTsu ; 1 ; FF_X101_Y160_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #970: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.658 ; 81 ; 0.127 ; 0.734 ; -; Cell ; ; 14 ; 0.498 ; 15 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.275 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.091 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.171 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.176 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.303 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.424 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.429 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.179 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.185 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.469 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.495 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.501 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.213 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.275 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #971: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.149 ; -; Data Required Time ; 5.460 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.151 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.676 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.149 ; 3.151 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.149 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|sload ; -; 6.149 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.460 ; 0.017 ; ; uTsu ; 1 ; FF_X73_Y161_N46 ; ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #972: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.058 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.862 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.165 ; 79 ; 0.000 ; 2.165 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.363 ; 0.454 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|dataf ; -; 5.392 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|combout ; -; 5.396 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29~la_lab/laboutb[14] ; -; 6.240 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|dataf ; -; 6.266 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.440 ; 2.940 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.230 ; 2.165 ; RR ; IC ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|clk ; -; 5.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; 5.440 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.410 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.167 ; ; uTsu ; 1 ; FF_X88_Y164_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #973: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.260 ; 0.600 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|dataf ; -; 6.288 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #974: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.291 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.349 ; 11 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.289 ; 3.291 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.200 ; 0.304 ; FF ; IC ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|dataf ; -; 5.229 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|combout ; -; 5.233 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9~la_lab/laboutb[16] ; -; 6.198 ; 0.965 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|datad ; -; 6.289 ; 0.091 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|combout ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|d ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #975: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.860 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.487 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.516 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.522 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.241 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #976: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.301 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.303 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.836 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.301 ; 3.303 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.275 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.301 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.301 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #977: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.773 ; 85 ; 0.108 ; 0.905 ; -; Cell ; ; 12 ; 0.349 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.213 ; 0.905 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|dataf ; -; 6.242 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|combout ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|d ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N25 ; ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #978: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.781 ; 84 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.392 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.176 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.293 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N11 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #979: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.150 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.152 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.150 ; 3.152 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.150 ; 0.240 ; FF ; IC ; 1 ; FF_X71_Y159_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[15]|sload ; -; 6.150 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y159_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[15] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y159_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[15]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y159_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[15] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.016 ; ; uTsu ; 1 ; FF_X71_Y159_N17 ; ; vx_fetch|VX_Warp_zero|real_PC[15] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #980: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.265 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|dataf ; -; 6.292 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|combout ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]|d ; -; 6.292 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.165 ; ; uTsu ; 1 ; FF_X108_Y150_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #981: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.318 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 2.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.985 ; 88 ; 0.421 ; 0.887 ; -; Cell ; ; 8 ; 0.130 ; 6 ; 0.000 ; 0.044 ; -; uTco ; ; 1 ; 0.131 ; 6 ; 0.131 ; 0.131 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X108_Y149_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y149_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25] ; -; 6.318 ; 2.246 ; ; ; ; ; ; data path ; -; 4.203 ; 0.131 ; FF ; uTco ; 1 ; FF_X108_Y149_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25]|q ; -; 4.247 ; 0.044 ; FF ; CELL ; 1 ; FF_X108_Y149_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[25]~la_lab/laboutt[17] ; -; 4.924 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|dataf ; -; 4.950 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 4.954 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.841 ; 0.887 ; FF ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.866 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.871 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.292 ; 0.421 ; FF ; IC ; 1 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|dataf ; -; 6.318 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|combout ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE|d ; -; 6.318 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X75_Y158_N37 ; ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #982: Setup slack is -0.689 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.689 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.542 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.202 ; 0.660 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~986|datac ; -; 6.281 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~986|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y143_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #983: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.355 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.143 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.170 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.542 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.570 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.574 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.209 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.237 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #984: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.355 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.143 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.170 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.542 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.570 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.574 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.208 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.236 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #985: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.149 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.151 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.676 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.149 ; 3.151 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.149 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|sload ; -; 6.149 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.018 ; ; uTsu ; 1 ; FF_X73_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #986: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.838 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.444 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.471 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.256 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.284 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #987: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.306 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.308 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.306 ; 3.308 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.474 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.213 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|datac ; -; 6.306 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|combout ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|d ; -; 6.306 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y142_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #988: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.307 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.848 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.305 ; 3.307 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.277 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|dataf ; -; 6.305 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|combout ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|d ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.176 ; ; uTsu ; 1 ; FF_X107_Y149_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #989: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.291 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.410 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.289 ; 3.291 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.417 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.444 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.449 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.197 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.289 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #990: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.778 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.287 ; 3.289 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.447 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.195 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.287 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #991: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.771 ; 85 ; 0.119 ; 0.877 ; -; Cell ; ; 12 ; 0.351 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.214 ; 0.877 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|dataf ; -; 6.241 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #992: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.805 ; 86 ; 0.108 ; 0.940 ; -; Cell ; ; 12 ; 0.317 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.212 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.242 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #993: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.129 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.131 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.670 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.129 ; 3.131 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.129 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|sclr ; -; 6.129 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #994: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.129 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.131 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.670 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.129 ; 3.131 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.129 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|sclr ; -; 6.129 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N40 ; ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #995: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.129 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.131 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.670 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.129 ; 3.131 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.129 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|sclr ; -; 6.129 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N43 ; ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #996: Setup slack is -0.688 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.310 ; -; Data Required Time ; 5.622 ; -; Slack ; -0.688 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.312 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.850 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.310 ; 3.312 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.283 ; 0.715 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1017|dataf ; -; 6.310 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1017|combout ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25]|d ; -; 6.310 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.622 ; 0.181 ; ; uTsu ; 1 ; FF_X107_Y149_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #997: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.796 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.355 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.143 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.170 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.542 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.570 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.574 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.206 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.234 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #998: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.882 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.535 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.562 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.567 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.259 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|dataf ; -; 6.286 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|combout ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|d ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #999: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.051 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.333 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.528 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.554 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.560 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.259 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|dataf ; -; 6.285 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|combout ; -; 6.285 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|d ; -; 6.285 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.447 ; 2.947 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; 5.447 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.417 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y163_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1000: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.774 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.227 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.254 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.259 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.201 ; 0.942 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|datad ; -; 6.283 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y162_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1001: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.299 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.855 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.299 ; 3.301 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.273 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.299 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.299 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.299 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1002: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.467 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.243 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.270 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1003: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.838 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.314 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.463 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.491 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.496 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.243 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.271 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1004: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|a_reg_data[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.129 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.131 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.670 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.340 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.129 ; 3.131 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.129 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|sclr ; -; 6.129 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.054 ; ; uTsu ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1005: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_f_d_reg|curr_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.152 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.154 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.730 ; 87 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.302 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.152 ; 3.154 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.488 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.822 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.850 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.855 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.152 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|ena ; -; 6.152 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N38 ; ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1006: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_f_d_reg|curr_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.152 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.154 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.730 ; 87 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.302 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.152 ; 3.154 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.488 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.822 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.850 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.855 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.152 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|ena ; -; 6.152 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N32 ; ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1007: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.859 ; 87 ; 0.104 ; 1.366 ; -; Cell ; ; 12 ; 0.303 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.254 ; 1.366 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|dataf ; -; 6.282 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1008: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.150 ; -; Data Required Time ; 5.463 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.152 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.150 ; 3.152 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.150 ; 0.240 ; FF ; IC ; 1 ; FF_X71_Y159_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[18]|sload ; -; 6.150 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y159_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[18] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y159_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y159_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.463 ; 0.018 ; ; uTsu ; 1 ; FF_X71_Y159_N32 ; ; vx_fetch|VX_Warp_zero|real_PC[18] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1009: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.768 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.398 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.476 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.481 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[11] ; -; 6.249 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y163_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~613|dataf ; -; 6.276 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y163_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~613|combout ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5]|d ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.162 ; ; uTsu ; 1 ; FF_X99_Y163_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1010: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.758 ; 84 ; 0.106 ; 1.228 ; -; Cell ; ; 12 ; 0.399 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.156 ; 1.228 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~79|datab ; -; 6.276 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~79|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15]|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.168 ; ; uTsu ; 1 ; FF_X92_Y163_N1 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1011: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.150 ; -; Data Required Time ; 5.463 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.152 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.150 ; 3.152 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.150 ; 0.240 ; FF ; IC ; 1 ; FF_X71_Y159_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[2]|sload ; -; 6.150 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y159_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X71_Y159_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[2]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y159_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[2] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.463 ; 0.018 ; ; uTsu ; 1 ; FF_X71_Y159_N44 ; ; vx_fetch|VX_Warp_zero|real_PC[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1012: Setup slack is -0.687 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.687 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.643 ; 82 ; 0.192 ; 0.922 ; -; Cell ; ; 12 ; 0.475 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.210 ; 0.922 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.237 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1013: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.292 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.294 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.292 ; 3.294 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.493 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.524 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.528 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.200 ; 0.672 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|datad ; -; 6.292 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|combout ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|d ; -; 6.292 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1014: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.769 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.406 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.483 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.487 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.255 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.282 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1015: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.778 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.287 ; 3.289 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.447 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.195 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.287 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1016: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.745 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.333 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.413 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.417 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.231 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.258 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1017: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.497 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.203 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1018: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.884 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.270 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.378 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.405 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.411 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.246 ; 0.835 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|dataf ; -; 6.272 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~744|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1019: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.076 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.147 ; 79 ; 0.000 ; 2.147 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.377 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.407 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.411 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.213 ; 0.802 ; RR ; IC ; 1 ; LABCELL_X83_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~488|dataf ; -; 6.240 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X83_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~488|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.422 ; 2.922 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.212 ; 2.147 ; RR ; IC ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8]|clk ; -; 5.212 ; 0.000 ; RR ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -; 5.422 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.392 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.162 ; ; uTsu ; 1 ; FF_X83_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1020: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.813 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.246 ; 0.703 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~687|dataf ; -; 6.274 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~687|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.167 ; ; uTsu ; 1 ; FF_X92_Y163_N13 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1021: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.411 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.190 ; 0.264 ; RR ; IC ; 1 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11|dataf ; -; 5.218 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11|combout ; -; 5.224 ; 0.006 ; FF ; CELL ; 29 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11~la_mlab/laboutt[1] ; -; 6.201 ; 0.977 ; FF ; IC ; 1 ; LABCELL_X102_Y162_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~366|datac ; -; 6.279 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X102_Y162_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~366|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.162 ; ; uTsu ; 1 ; FF_X102_Y162_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1022: Setup slack is -0.686 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.686 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.658 ; 82 ; 0.192 ; 0.922 ; -; Cell ; ; 12 ; 0.459 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.236 ; 3.244 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.287 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.209 ; 0.922 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.236 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1023: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.816 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.244 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.272 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1024: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.816 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.660 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.244 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.272 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1025: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.433 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.460 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.466 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.256 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.284 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.284 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1026: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.868 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.292 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.418 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.449 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.453 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.251 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.278 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1027: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.291 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.293 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.900 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.273 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.291 ; 3.293 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.263 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|dataf ; -; 6.291 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~778|combout ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|d ; -; 6.291 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1028: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.100 ; -; Data Required Time ; 5.415 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.102 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.694 ; 87 ; 0.108 ; 0.829 ; -; Cell ; ; 10 ; 0.286 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.100 ; 3.102 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.100 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.100 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.415 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1029: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.810 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.486 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.513 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.517 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.239 ; 0.722 ; RR ; IC ; 1 ; MLABCELL_X92_Y160_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~561|dataf ; -; 6.267 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y160_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~561|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.162 ; ; uTsu ; 1 ; FF_X92_Y160_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1030: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|warp_num[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.240 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.648 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.471 ; 15 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.238 ; 3.240 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.117 ; 0.702 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N6 ; High Speed ; vx_d_e_reg|i602~4|datab ; -; 6.238 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N6 ; High Speed ; vx_d_e_reg|i602~4|combout ; -; 6.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N8 ; High Speed ; vx_d_e_reg|warp_num[4]|d ; -; 6.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N8 ; High Speed ; vx_d_e_reg|warp_num[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X80_Y153_N8 ; High Speed ; vx_d_e_reg|warp_num[4]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N8 ; High Speed ; vx_d_e_reg|warp_num[4] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.165 ; ; uTsu ; 1 ; FF_X80_Y153_N8 ; ; vx_d_e_reg|warp_num[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1031: Setup slack is -0.685 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.685 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.262 ; 0.665 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|dataf ; -; 6.290 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|combout ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE|d ; -; 6.290 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y150_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1032: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.854 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.233 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|dataf ; -; 6.261 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.163 ; ; uTsu ; 1 ; FF_X93_Y162_N53 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1033: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.712 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.441 ; 13 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.451 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.455 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.191 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.273 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y164_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1034: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.298 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.300 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.298 ; 3.300 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.557 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.212 ; 0.655 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|datac ; -; 6.298 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|combout ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|d ; -; 6.298 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X103_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1035: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.769 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.227 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.254 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.259 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.196 ; 0.937 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|datad ; -; 6.278 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|combout ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|d ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1036: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.634 ; 81 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.478 ; 15 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.105 ; 0.751 ; FF ; IC ; 1 ; LABCELL_X79_Y151_N6 ; High Speed ; vx_d_e_reg|i385~6|dataa ; -; 6.232 ; 0.127 ; FR ; CELL ; 1 ; LABCELL_X79_Y151_N6 ; High Speed ; vx_d_e_reg|i385~6|combout ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|d ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1037: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.373 ; 11 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.404 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.481 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.253 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.280 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1038: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.248 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.275 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1039: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.235 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.262 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1040: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.677 ; 82 ; 0.133 ; 0.712 ; -; Cell ; ; 14 ; 0.474 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.270 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.722 ; 0.540 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.750 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.754 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.887 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.970 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.975 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.326 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.419 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.424 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.081 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.174 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.180 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.464 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.490 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.496 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.208 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.270 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1041: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.100 ; -; Data Required Time ; 5.416 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.102 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.694 ; 87 ; 0.108 ; 0.829 ; -; Cell ; ; 10 ; 0.286 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.100 ; 3.102 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.100 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.100 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.416 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1042: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.764 ; 84 ; 0.110 ; 1.302 ; -; Cell ; ; 12 ; 0.400 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.166 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.283 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1043: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[24] ; -; To Node ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.097 ; -; Data Required Time ; 5.413 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.126 ; ; ; ; ; ; -; Data Delay ; 3.120 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.350 ; 79 ; 0.000 ; 2.350 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.747 ; 88 ; 0.541 ; 0.817 ; -; Cell ; ; 8 ; 0.250 ; 8 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.158 ; 79 ; 0.000 ; 2.158 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.977 ; 2.977 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.977 ; 2.350 ; RR ; IC ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]|clk ; -; 2.977 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24] ; -; 6.097 ; 3.120 ; ; ; ; ; ; data path ; -; 3.100 ; 0.123 ; RR ; uTco ; 1 ; FF_X91_Y153_N23 ; ; vx_f_d_reg|instruction[24]|q ; -; 3.189 ; 0.089 ; RR ; CELL ; 138 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]~la_lab/laboutt[15] ; -; 3.730 ; 0.541 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|datac ; -; 3.821 ; 0.091 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.827 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.504 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.531 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.535 ; 0.004 ; RR ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.247 ; 0.712 ; RR ; IC ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|dataf ; -; 5.275 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|combout ; -; 5.280 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4~la_lab/laboutb[19] ; -; 6.097 ; 0.817 ; FF ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|d ; -; 6.097 ; 0.000 ; FF ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.351 ; 2.851 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.223 ; 2.158 ; RR ; IC ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE|clk ; -; 5.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N16 ; High Speed ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -; 5.351 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.321 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.413 ; 0.092 ; ; uTsu ; 1 ; FF_X38_Y157_N16 ; ; vx_csr_handler|decode_csr_address[4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1044: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.758 ; 84 ; 0.106 ; 1.228 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.156 ; 1.228 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~47|datab ; -; 6.273 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~47|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.168 ; ; uTsu ; 1 ; FF_X92_Y163_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1045: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.860 ; 87 ; 0.106 ; 1.317 ; -; Cell ; ; 12 ; 0.305 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.258 ; 1.317 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~363|dataf ; -; 6.284 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~363|combout ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11]|d ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1046: Setup slack is -0.684 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.684 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.708 ; 82 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.456 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.494 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.190 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|datad ; -; 6.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N50 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1047: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.597 ; 80 ; 0.127 ; 0.668 ; -; Cell ; ; 14 ; 0.516 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.077 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.289 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.410 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.072 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.165 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.171 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.537 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.565 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.569 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.204 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.232 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1048: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.231 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.233 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.596 ; 80 ; 0.127 ; 0.668 ; -; Cell ; ; 14 ; 0.516 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.231 ; 3.233 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.077 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.289 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.410 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.072 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.165 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.171 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.537 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.565 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.569 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.203 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.231 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1049: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.881 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.287 ; 3.289 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.334 ; 0.437 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|dataf ; -; 5.363 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|combout ; -; 5.367 ; 0.004 ; RR ; CELL ; 16 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14~la_lab/laboutt[4] ; -; 6.260 ; 0.893 ; RR ; IC ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|dataf ; -; 6.287 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|combout ; -; 6.287 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|d ; -; 6.287 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y159_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1050: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.332 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.429 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.505 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.509 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.229 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1051: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.825 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.501 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.505 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.256 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|dataf ; -; 6.282 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1052: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.712 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.441 ; 13 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.451 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.455 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.191 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.273 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1053: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.810 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.239 ; 0.681 ; RR ; IC ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|dataf ; -; 6.266 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1054: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.800 ; 87 ; 0.108 ; 0.935 ; -; Cell ; ; 12 ; 0.314 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.206 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.234 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1055: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.153 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.155 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.731 ; 87 ; 0.116 ; 1.398 ; -; Cell ; ; 10 ; 0.303 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.153 ; 3.155 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.388 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.722 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.750 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.755 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.153 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.153 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1056: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.905 ; 89 ; 0.114 ; 1.354 ; -; Cell ; ; 12 ; 0.253 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.250 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.278 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|d ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1057: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.859 ; 87 ; 0.106 ; 1.316 ; -; Cell ; ; 12 ; 0.305 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.257 ; 1.316 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|dataf ; -; 6.283 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1058: Setup slack is -0.683 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.683 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.287 ; 3.289 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.259 ; 0.716 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~692|dataf ; -; 6.287 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X99_Y145_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~692|combout ; -; 6.287 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20]|d ; -; 6.287 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X99_Y145_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1059: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.594 ; 80 ; 0.127 ; 0.668 ; -; Cell ; ; 14 ; 0.516 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.229 ; 3.231 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.077 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.289 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.410 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.072 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.165 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.171 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.537 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.565 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.569 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.201 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.229 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1060: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.477 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.161 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.721 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.159 ; 3.161 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.159 ; 0.346 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|sload ; -; 6.159 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.477 ; 0.034 ; ; uTsu ; 1 ; FF_X73_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1061: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.403 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.501 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.505 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.203 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|datac ; -; 6.295 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|combout ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|d ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1062: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 87 ; 0.119 ; 1.046 ; -; Cell ; ; 14 ; 0.299 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.604 ; 0.119 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.631 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.636 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.682 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.708 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.712 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.837 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.861 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.867 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.271 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.297 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.303 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.243 ; 0.940 ; FF ; IC ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|dataf ; -; 6.272 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.162 ; ; uTsu ; 1 ; FF_X109_Y154_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1063: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.187 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.125 ; ; ; ; ; ; -; Data Delay ; 3.189 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.661 ; 83 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.406 ; 13 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.187 ; 3.189 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.362 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.114 ; 0.752 ; RR ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datae ; -; 6.187 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.187 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.187 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1064: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.760 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.286 ; 3.288 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.313 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.343 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.347 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.200 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.286 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.286 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1065: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.771 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.405 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.295 ; 3.297 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.433 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.464 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.468 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.208 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.295 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.295 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1066: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.760 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.437 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.464 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.469 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.194 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.276 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1067: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.627 ; 81 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.485 ; 15 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.230 ; 3.238 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.687 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.763 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.767 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.900 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.983 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.988 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.432 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.437 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.094 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.187 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.193 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.559 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.587 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.591 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.203 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.230 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1068: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.821 ; 87 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.297 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.208 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.236 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|d ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1069: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.296 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.644 ; 80 ; 0.142 ; 0.755 ; -; Cell ; ; 14 ; 0.527 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.288 ; 3.296 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.253 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.008 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.035 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.041 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.212 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.288 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1070: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.555 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.243 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|dataf ; -; 6.271 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y147_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1071: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.231 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.233 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.637 ; 82 ; 0.192 ; 0.916 ; -; Cell ; ; 12 ; 0.475 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.231 ; 3.233 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.204 ; 0.916 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.231 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.200 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1072: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.607 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.291 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.711 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.459 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.289 ; 3.291 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.057 ; 0.642 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~35|dataf ; -; 6.083 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~35|combout ; -; 6.089 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~35~la_mlab/laboutb[7] ; -; 6.212 ; 0.123 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|datae ; -; 6.289 ; 0.077 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|combout ; -; 6.289 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|d ; -; 6.289 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.607 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y158_N49 ; ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1073: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.764 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.196 ; 0.653 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1002|datac ; -; 6.282 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1002|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y157_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1074: Setup slack is -0.682 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.682 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.494 ; 0.006 ; FF ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.257 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X90_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~924|dataf ; -; 6.283 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X90_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~924|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.182 ; ; uTsu ; 1 ; FF_X90_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1075: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.583 ; 79 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.565 ; 17 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.530 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.556 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.562 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.161 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.268 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1076: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.662 ; 81 ; 0.118 ; 0.734 ; -; Cell ; ; 14 ; 0.499 ; 15 ; 0.000 ; 0.111 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.280 ; 3.288 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.942 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.085 ; 0.139 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.164 ; 0.079 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.169 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.287 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.398 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.403 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.177 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.183 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.891 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.919 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.925 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.205 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.280 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1077: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.478 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.161 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.721 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.159 ; 3.161 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.159 ; 0.346 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|sload ; -; 6.159 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.478 ; 0.035 ; ; uTsu ; 1 ; FF_X73_Y161_N46 ; ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1078: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.058 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.165 ; 79 ; 0.000 ; 2.165 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.355 ; 0.454 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|dataf ; -; 5.384 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|combout ; -; 5.388 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29~la_lab/laboutb[14] ; -; 6.232 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|dataf ; -; 6.258 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.440 ; 2.940 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.230 ; 2.165 ; RR ; IC ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|clk ; -; 5.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; 5.440 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.410 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.167 ; ; uTsu ; 1 ; FF_X88_Y164_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1079: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.762 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.192 ; 0.304 ; FF ; IC ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|dataf ; -; 5.221 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|combout ; -; 5.225 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9~la_lab/laboutb[16] ; -; 6.190 ; 0.965 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|datad ; -; 6.281 ; 0.091 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1080: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.802 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.479 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.508 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.514 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.233 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1081: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.244 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.271 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1082: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.800 ; 87 ; 0.119 ; 0.877 ; -; Cell ; ; 12 ; 0.316 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.207 ; 0.877 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|dataf ; -; 6.234 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1083: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.821 ; 87 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.297 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.208 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.236 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|d ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N17 ; ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1084: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.905 ; 89 ; 0.114 ; 1.354 ; -; Cell ; ; 12 ; 0.253 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.250 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.278 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|d ; -; 6.278 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1085: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.652 ; 82 ; 0.192 ; 0.916 ; -; Cell ; ; 12 ; 0.459 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.230 ; 3.238 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.287 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.203 ; 0.916 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.230 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.200 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1086: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.555 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.243 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|dataf ; -; 6.271 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1087: Setup slack is -0.681 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.681 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.493 ; 0.005 ; FF ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.232 ; 0.739 ; FF ; IC ; 1 ; LABCELL_X93_Y162_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~904|dataf ; -; 6.260 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X93_Y162_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~904|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1088: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+---------------------------------------------+ -; Path Summary ; -+--------------------+------------------------+ -; Property ; Value ; -+--------------------+------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.583 ; 79 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.564 ; 17 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.246 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.530 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.556 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.562 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.161 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.267 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1089: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.667 ; 81 ; 0.117 ; 0.714 ; -; Cell ; ; 14 ; 0.498 ; 15 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.282 ; 3.290 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.895 ; 0.710 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.018 ; 0.123 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.024 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.141 ; 0.117 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.167 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.172 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.355 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.412 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.417 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.100 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.191 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.197 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.911 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.941 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.947 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.207 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.282 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1090: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.674 ; 82 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.473 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.529 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.555 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.561 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.160 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.267 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1091: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 85 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.354 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.355 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.143 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.170 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.460 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.486 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.492 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.204 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.266 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1092: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.479 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.161 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.721 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.159 ; 3.161 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.159 ; 0.346 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|sload ; -; 6.159 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.479 ; 0.036 ; ; uTsu ; 1 ; FF_X73_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1093: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.515 ; 0.006 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[3] ; -; 6.234 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|dataf ; -; 6.261 ; 0.027 ; RR ; CELL ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y159_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1094: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.198 ; 0.717 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|datac ; -; 6.284 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|combout ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|d ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X107_Y157_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1095: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.284 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.286 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.779 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.284 ; 3.286 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.311 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.341 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.345 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.198 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.284 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.284 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1096: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_address[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.121 ; ; ; ; ; ; -; Data Delay ; 3.194 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.677 ; 84 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.192 ; 3.194 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.336 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.119 ; 0.783 ; RR ; IC ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|datae ; -; 6.192 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|combout ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|d ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.377 ; 2.877 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -; 5.377 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.347 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.165 ; ; uTsu ; 1 ; FF_X49_Y149_N28 ; ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1097: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.304 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.413 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.444 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.448 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.246 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.273 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1098: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 85 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.370 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.463 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.491 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.497 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.197 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.280 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1099: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.819 ; 87 ; 0.108 ; 0.908 ; -; Cell ; ; 12 ; 0.297 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.206 ; 0.908 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|dataf ; -; 6.234 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|combout ; -; 6.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|d ; -; 6.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N22 ; ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1100: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.902 ; 89 ; 0.114 ; 1.351 ; -; Cell ; ; 12 ; 0.253 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.247 ; 1.351 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|dataf ; -; 6.275 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1101: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.296 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.644 ; 80 ; 0.142 ; 0.755 ; -; Cell ; ; 14 ; 0.527 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.288 ; 3.296 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.253 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.008 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.035 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.041 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.212 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.288 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1102: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|b_reg_data[15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.558 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.240 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.740 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.379 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.238 ; 3.240 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.414 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.208 ; 0.794 ; FF ; IC ; 1 ; MLABCELL_X80_Y152_N57 ; High Speed ; vx_d_e_reg|i385~48|dataf ; -; 6.238 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X80_Y152_N57 ; High Speed ; vx_d_e_reg|i385~48|combout ; -; 6.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y152_N59 ; High Speed ; vx_d_e_reg|b_reg_data[15]|d ; -; 6.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y152_N59 ; High Speed ; vx_d_e_reg|b_reg_data[15] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X80_Y152_N59 ; High Speed ; vx_d_e_reg|b_reg_data[15]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y152_N59 ; High Speed ; vx_d_e_reg|b_reg_data[15] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.558 ; 0.170 ; ; uTsu ; 1 ; FF_X80_Y152_N59 ; ; vx_d_e_reg|b_reg_data[15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1103: Setup slack is -0.680 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.082 ; -; Data Required Time ; 5.402 ; -; Slack ; -0.680 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.090 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.547 ; 82 ; 0.142 ; 0.829 ; -; Cell ; ; 10 ; 0.418 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.082 ; 3.090 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.253 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.082 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.082 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.402 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1104: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.674 ; 82 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.472 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.529 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.555 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.561 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.160 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.266 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1105: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.874 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.253 ; 0.687 ; RR ; IC ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|dataf ; -; 6.280 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y144_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1106: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.872 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.509 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.513 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.252 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|dataf ; -; 6.279 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X102_Y161_N4 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1107: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.824 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.527 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.554 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.559 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.251 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|dataf ; -; 6.278 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1108: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.825 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.332 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.438 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.515 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.519 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.251 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|dataf ; -; 6.277 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1109: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.455 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.484 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.489 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.195 ; 0.706 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.274 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1110: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.745 ; 85 ; 0.108 ; 0.862 ; -; Cell ; ; 12 ; 0.378 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.215 ; 0.862 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N33 ; High Speed ; vx_d_e_reg|i531~3|dataf ; -; 6.243 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N33 ; High Speed ; vx_d_e_reg|i531~3|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3]|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N35 ; ; vx_d_e_reg|csr_mask[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1111: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.744 ; 85 ; 0.108 ; 0.861 ; -; Cell ; ; 12 ; 0.379 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.214 ; 0.861 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N36 ; High Speed ; vx_d_e_reg|i531~2|dataf ; -; 6.243 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N36 ; High Speed ; vx_d_e_reg|i531~2|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2]|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N38 ; ; vx_d_e_reg|csr_mask[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1112: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.467 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.233 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1113: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.821 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.517 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.523 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.255 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.281 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1114: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.816 ; 87 ; 0.108 ; 0.905 ; -; Cell ; ; 12 ; 0.298 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.203 ; 0.905 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|dataf ; -; 6.232 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|combout ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|d ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N25 ; ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1115: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.764 ; 84 ; 0.110 ; 1.302 ; -; Cell ; ; 12 ; 0.402 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.166 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.285 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1116: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.659 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.227 ; 3.235 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.143 ; 0.136 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.234 ; 0.091 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.240 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.355 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.381 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.386 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.106 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.184 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.190 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.556 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.584 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.588 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.200 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.227 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1117: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.253 ; 0.710 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|dataf ; -; 6.280 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y145_N29 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1118: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.644 ; 82 ; 0.138 ; 0.922 ; -; Cell ; ; 12 ; 0.468 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.229 ; 3.237 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.280 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.202 ; 0.922 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.229 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1119: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.082 ; -; Data Required Time ; 5.403 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.090 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.547 ; 82 ; 0.142 ; 0.829 ; -; Cell ; ; 10 ; 0.418 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.082 ; 3.090 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.253 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.082 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.082 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.403 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1120: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.774 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.541 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.205 ; 0.664 ; RR ; IC ; 1 ; LABCELL_X104_Y147_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~978|datad ; -; 6.285 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y147_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~978|combout ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18]|d ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.167 ; ; uTsu ; 1 ; FF_X104_Y147_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1121: Setup slack is -0.679 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.679 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.817 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.481 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.508 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.514 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.249 ; 0.735 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~927|dataf ; -; 6.275 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~927|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X98_Y143_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1122: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.818 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.256 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.283 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1123: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.741 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.373 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.453 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.458 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.231 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.259 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1124: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.288 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 82 ; 0.136 ; 0.714 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.280 ; 3.288 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.712 ; 0.549 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.740 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.744 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.880 ; 0.136 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.959 ; 0.079 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.964 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.320 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.410 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.098 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.189 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.195 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.909 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.939 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.945 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.205 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.280 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1125: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.228 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.230 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.795 ; 87 ; 0.108 ; 0.930 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.228 ; 3.230 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.201 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.228 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.228 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.228 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1126: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.837 ; 87 ; 0.114 ; 1.378 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.242 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.272 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1127: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.253 ; 0.685 ; RR ; IC ; 1 ; LABCELL_X102_Y147_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1013|dataf ; -; 6.280 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y147_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1013|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21]|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y147_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1128: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|rs1[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.224 ; -; Data Required Time ; 5.546 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.084 ; ; ; ; ; ; -; Data Delay ; 3.226 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.678 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.427 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.139 ; 79 ; 0.000 ; 2.139 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.224 ; 3.226 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.147 ; 0.732 ; FF ; IC ; 1 ; LABCELL_X81_Y156_N33 ; High Speed ; vx_d_e_reg|i316~2|datac ; -; 6.224 ; 0.077 ; FR ; CELL ; 1 ; LABCELL_X81_Y156_N33 ; High Speed ; vx_d_e_reg|i316~2|combout ; -; 6.224 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y156_N35 ; High Speed ; vx_d_e_reg|rs1[2]|d ; -; 6.224 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y156_N35 ; High Speed ; vx_d_e_reg|rs1[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.414 ; 2.914 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.204 ; 2.139 ; RR ; IC ; 1 ; FF_X81_Y156_N35 ; High Speed ; vx_d_e_reg|rs1[2]|clk ; -; 5.204 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y156_N35 ; High Speed ; vx_d_e_reg|rs1[2] ; -; 5.414 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.384 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.546 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y156_N35 ; ; vx_d_e_reg|rs1[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1129: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.708 ; 82 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.456 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.494 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.190 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|datad ; -; 6.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X103_Y161_N49 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1130: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.253 ; 0.710 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|dataf ; -; 6.280 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X99_Y145_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1131: Setup slack is -0.678 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[7] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.678 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.366 ; 79 ; 0.000 ; 2.366 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.712 ; 83 ; 0.122 ; 1.025 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.993 ; 2.993 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.993 ; 2.366 ; RR ; IC ; 1 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7]|clk ; -; 2.993 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7] ; -; 6.277 ; 3.284 ; ; ; ; ; ; data path ; -; 3.116 ; 0.123 ; RR ; uTco ; 1 ; FF_X51_Y160_N17 ; ; vx_csr_handler|decode_csr_address[7]|q ; -; 3.212 ; 0.096 ; RR ; CELL ; 224 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7]~la_lab/laboutt[11] ; -; 4.237 ; 1.025 ; RR ; IC ; 1 ; MLABCELL_X39_Y145_N3 ; High Speed ; vx_csr_handler|Mux_3~174|datac ; -; 4.330 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X39_Y145_N3 ; High Speed ; vx_csr_handler|Mux_3~174|combout ; -; 4.336 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X39_Y145_N3 ; High Speed ; vx_csr_handler|Mux_3~174~la_mlab/laboutt[3] ; -; 4.481 ; 0.145 ; RR ; IC ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|datae ; -; 4.556 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|combout ; -; 4.561 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190~la_lab/laboutb[9] ; -; 5.077 ; 0.516 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|dataf ; -; 5.103 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.107 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.234 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.317 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.321 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.098 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.124 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.129 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.251 ; 0.122 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.277 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.277 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.277 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1132: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.697 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.276 ; 3.284 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.153 ; 0.145 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataf ; -; 4.180 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.186 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.301 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.327 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.332 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.095 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.173 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.179 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.887 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.915 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.921 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.201 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.276 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1133: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.433 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.460 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.466 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.245 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.273 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1134: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.864 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.241 ; 0.727 ; RR ; IC ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y162_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1135: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.240 ; 0.729 ; RR ; IC ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|dataf ; -; 6.268 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y161_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1136: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.859 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.477 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.509 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.237 ; 0.728 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|dataf ; -; 6.264 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1137: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.408 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.404 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.431 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.436 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.184 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.276 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1138: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.774 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.379 ; 12 ; 0.000 ; 0.079 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.453 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.482 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.487 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.193 ; 0.706 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.272 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1139: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.871 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.378 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.405 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.411 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.233 ; 0.822 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~751|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1140: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.408 ; 12 ; 0.000 ; 0.094 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.519 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.548 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.553 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.188 ; 0.635 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~647|datac ; -; 6.282 ; 0.094 ; RR ; CELL ; 1 ; MLABCELL_X105_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~647|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1141: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.053 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.744 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.170 ; 79 ; 0.000 ; 2.170 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.437 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.517 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.227 ; 0.705 ; RR ; IC ; 1 ; LABCELL_X89_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~744|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~744|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.445 ; 2.945 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.235 ; 2.170 ; RR ; IC ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8]|clk ; -; 5.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -; 5.445 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.415 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y162_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1142: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.033 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.446 ; 0.529 ; RR ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.518 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.522 ; 0.004 ; FF ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.248 ; 0.726 ; FF ; IC ; 1 ; MLABCELL_X105_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~810|dataf ; -; 6.276 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X105_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~810|combout ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10]|d ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -; 5.465 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.164 ; ; uTsu ; 1 ; FF_X105_Y157_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1143: Setup slack is -0.677 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.677 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.201 ; 0.604 ; RR ; IC ; 1 ; LABCELL_X104_Y147_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~978|datad ; -; 6.281 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y147_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~978|combout ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18]|d ; -; 6.281 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y147_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1144: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.857 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.509 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.513 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.237 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|dataf ; -; 6.264 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1145: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.287 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.287 ; 3.289 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.438 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.515 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.519 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.207 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|datac ; -; 6.287 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|combout ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|d ; -; 6.287 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1146: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.870 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.477 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.509 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.248 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|dataf ; -; 6.275 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X108_Y157_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1147: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.796 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.225 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|dataf ; -; 6.253 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.163 ; ; uTsu ; 1 ; FF_X93_Y162_N53 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1148: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.758 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.406 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.483 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.488 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.245 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.272 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1149: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.837 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.254 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.281 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1150: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.760 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.378 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.451 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.229 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.257 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1151: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.262 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.288 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1152: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.743 ; 85 ; 0.108 ; 0.876 ; -; Cell ; ; 12 ; 0.367 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.229 ; 3.231 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.202 ; 0.876 ; FF ; IC ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|dataf ; -; 6.229 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|combout ; -; 6.229 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|d ; -; 6.229 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.162 ; ; uTsu ; 1 ; FF_X80_Y149_N44 ; ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1153: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.232 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.794 ; 86 ; 0.108 ; 0.929 ; -; Cell ; ; 12 ; 0.316 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.230 ; 3.232 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.201 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.230 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1154: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.070 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.628 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.068 ; 3.070 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.068 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N25 ; ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1155: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.070 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.628 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.068 ; 3.070 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.068 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N26 ; ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1156: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.070 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.628 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.068 ; 3.070 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.068 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N16 ; ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1157: Setup slack is -0.676 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.676 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.856 ; 87 ; 0.104 ; 1.378 ; -; Cell ; ; 12 ; 0.295 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.240 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.270 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1158: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.592 ; 79 ; 0.127 ; 0.712 ; -; Cell ; ; 14 ; 0.550 ; 17 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.077 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.289 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.410 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.072 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.165 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.171 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.455 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.481 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.487 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.199 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.261 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1159: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.702 ; 82 ; 0.107 ; 0.854 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.066 ; 0.712 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33|dataf ; -; 6.094 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33|combout ; -; 6.100 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33~la_mlab/laboutt[11] ; -; 6.207 ; 0.107 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|datae ; -; 6.283 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y158_N25 ; ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1160: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.710 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.039 ; 0.713 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|dataf ; -; 6.069 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|combout ; -; 6.075 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35~la_mlab/laboutt[9] ; -; 6.205 ; 0.130 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|datae ; -; 6.281 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1161: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.823 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.326 ; 0.437 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|dataf ; -; 5.355 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|combout ; -; 5.359 ; 0.004 ; RR ; CELL ; 16 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14~la_lab/laboutt[4] ; -; 6.252 ; 0.893 ; RR ; IC ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|dataf ; -; 6.279 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y159_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1162: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.746 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.421 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.497 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.501 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.221 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1163: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[28] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.176 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.087 ; ; ; ; ; ; -; Data Delay ; 3.224 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.325 ; 79 ; 0.000 ; 2.325 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.551 ; 79 ; 0.120 ; 0.813 ; -; Cell ; ; 16 ; 0.492 ; 15 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.181 ; 6 ; 0.181 ; 0.181 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.952 ; 2.952 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.952 ; 2.325 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 2.952 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 6.176 ; 3.224 ; ; ; ; ; ; data path ; -; 3.133 ; 0.181 ; FF ; uTco ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28]|q ; -; 3.177 ; 0.044 ; FF ; CELL ; 4 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]~la_lab/laboutb[14] ; -; 3.990 ; 0.813 ; FF ; IC ; 1 ; LABCELL_X73_Y151_N45 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~41|dataf ; -; 4.017 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X73_Y151_N45 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~41|combout ; -; 4.022 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X73_Y151_N45 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~41~la_lab/laboutb[11] ; -; 4.179 ; 0.157 ; RR ; IC ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43|datac ; -; 4.263 ; 0.084 ; RF ; CELL ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43|combout ; -; 4.269 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43~la_mlab/laboutt[12] ; -; 4.393 ; 0.124 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|datad ; -; 4.483 ; 0.090 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|combout ; -; 4.489 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46~la_mlab/laboutt[8] ; -; 4.609 ; 0.120 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|dataa ; -; 4.741 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.745 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.178 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.205 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.211 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.368 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.396 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.401 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.148 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.176 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.176 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.176 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1164: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.408 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.404 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.431 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.436 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.184 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.276 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1165: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.847 ; 87 ; 0.104 ; 1.354 ; -; Cell ; ; 12 ; 0.303 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.242 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.270 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|d ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1166: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.837 ; 87 ; 0.114 ; 1.378 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.242 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.272 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1167: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.724 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.450 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.276 ; 0.347 ; FF ; IC ; 1 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|datad ; -; 5.355 ; 0.079 ; FR ; CELL ; 2 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|combout ; -; 5.359 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4~la_lab/laboutb[8] ; -; 6.206 ; 0.847 ; RR ; IC ; 1 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|datac ; -; 6.293 ; 0.087 ; RR ; CELL ; 2 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y148_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1168: Setup slack is -0.675 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.675 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.724 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.450 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.276 ; 0.347 ; FF ; IC ; 1 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|datad ; -; 5.355 ; 0.079 ; FR ; CELL ; 2 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|combout ; -; 5.359 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4~la_lab/laboutb[8] ; -; 6.206 ; 0.847 ; RR ; IC ; 1 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|datac ; -; 6.293 ; 0.087 ; RR ; CELL ; 2 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|combout ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE|d ; -; 6.293 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y148_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1169: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.222 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.230 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.640 ; 82 ; 0.127 ; 0.734 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.222 ; 3.230 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.091 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.171 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.176 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.303 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.424 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.429 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.179 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.185 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.551 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.579 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.583 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.195 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.222 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1170: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.723 ; 83 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.431 ; 13 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.273 ; 3.281 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.070 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.177 ; 0.107 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.183 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.298 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.324 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.329 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.092 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.170 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.884 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.912 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.918 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.198 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.273 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1171: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.596 ; 79 ; 0.118 ; 0.708 ; -; Cell ; ; 14 ; 0.558 ; 17 ; 0.000 ; 0.111 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.935 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.939 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.078 ; 0.139 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.079 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.280 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.391 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.396 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.079 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.170 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.884 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.912 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.918 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.198 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.273 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1172: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.865 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.366 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.395 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.399 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.243 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.272 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1173: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.813 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.422 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.449 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.453 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.249 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.277 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1174: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.374 ; 11 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.404 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.481 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.486 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.243 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.270 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1175: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.815 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.447 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.474 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.480 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.253 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.280 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.280 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1176: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.421 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.448 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.454 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.230 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.257 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1177: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.315 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.407 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.438 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.442 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.240 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.267 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1178: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[5]~DUPLICATE ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.001 ; ; ; ; ; ; -; Data Delay ; 3.309 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.336 ; 79 ; 0.000 ; 2.336 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.725 ; 82 ; 0.122 ; 0.789 ; -; Cell ; ; 14 ; 0.457 ; 14 ; 0.000 ; 0.118 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.963 ; 2.963 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.963 ; 2.336 ; RR ; IC ; 1 ; FF_X38_Y157_N43 ; High Speed ; vx_csr_handler|decode_csr_address[5]~DUPLICATE|clk ; -; 2.963 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N43 ; High Speed ; vx_csr_handler|decode_csr_address[5]~DUPLICATE ; -; 6.272 ; 3.309 ; ; ; ; ; ; data path ; -; 3.090 ; 0.127 ; RR ; uTco ; 1 ; FF_X38_Y157_N43 ; ; vx_csr_handler|decode_csr_address[5]~DUPLICATE|q ; -; 3.175 ; 0.085 ; RR ; CELL ; 230 ; FF_X38_Y157_N43 ; High Speed ; vx_csr_handler|decode_csr_address[5]~DUPLICATE~la_lab/laboutb[8] ; -; 3.964 ; 0.789 ; RR ; IC ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|dataa ; -; 4.082 ; 0.118 ; RF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|combout ; -; 4.086 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89~la_lab/laboutb[6] ; -; 4.347 ; 0.261 ; FF ; IC ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|dataf ; -; 4.375 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|combout ; -; 4.380 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105~la_lab/laboutt[15] ; -; 5.035 ; 0.655 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datac ; -; 5.121 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.127 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.250 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.313 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.317 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.092 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.119 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.124 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.246 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.272 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1179: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.177 ; -; Data Required Time ; 5.503 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.659 ; 82 ; 0.124 ; 0.816 ; -; Cell ; ; 14 ; 0.447 ; 14 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; 6.177 ; 3.229 ; ; ; ; ; ; data path ; -; 3.071 ; 0.123 ; FF ; uTco ; 1 ; FF_X79_Y153_N40 ; ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|q ; -; 3.115 ; 0.044 ; FF ; CELL ; 2 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE~la_lab/laboutb[6] ; -; 3.931 ; 0.816 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|dataf ; -; 3.958 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|combout ; -; 3.964 ; 0.006 ; FF ; CELL ; 70 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20~la_mlab/laboutt[7] ; -; 4.423 ; 0.459 ; FF ; IC ; 1 ; LABCELL_X68_Y152_N48 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~28|datac ; -; 4.509 ; 0.086 ; FF ; CELL ; 1 ; LABCELL_X68_Y152_N48 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~28|combout ; -; 4.513 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X68_Y152_N48 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~28~la_lab/laboutb[12] ; -; 4.741 ; 0.228 ; FF ; IC ; 1 ; MLABCELL_X69_Y151_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~49|datac ; -; 4.828 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X69_Y151_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~49|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y151_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~49~la_mlab/laboutt[0] ; -; 4.958 ; 0.124 ; FF ; IC ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50|dataf ; -; 4.983 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50|combout ; -; 4.989 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50~la_mlab/laboutb[15] ; -; 5.205 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|datad ; -; 5.282 ; 0.077 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|combout ; -; 5.288 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52~la_mlab/laboutb[11] ; -; 6.104 ; 0.816 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|datad ; -; 6.177 ; 0.073 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|combout ; -; 6.177 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|d ; -; 6.177 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.503 ; 0.168 ; ; uTsu ; 1 ; FF_X46_Y153_N34 ; ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1180: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.747 ; 84 ; 0.120 ; 1.275 ; -; Cell ; ; 12 ; 0.405 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.152 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.272 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1181: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.699 ; 83 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.444 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.470 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.547 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.552 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.179 ; 0.627 ; RR ; IC ; 1 ; LABCELL_X97_Y165_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~582|datac ; -; 6.262 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X97_Y165_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~582|combout ; -; 6.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6]|d ; -; 6.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y165_N49 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1182: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.223 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.638 ; 82 ; 0.138 ; 0.916 ; -; Cell ; ; 12 ; 0.468 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.223 ; 3.231 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.280 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.196 ; 0.916 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.223 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.223 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.223 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.200 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1183: Setup slack is -0.674 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.674 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.753 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.408 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.488 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.492 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.235 ; 0.743 ; RR ; IC ; 1 ; LABCELL_X97_Y165_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~838|dataf ; -; 6.263 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y165_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~838|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.162 ; ; uTsu ; 1 ; FF_X97_Y165_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1184: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.746 ; 84 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.889 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.915 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.921 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.199 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.272 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1185: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.752 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.378 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.458 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.462 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.181 ; 0.719 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|datad ; -; 6.273 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y150_N38 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1186: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.366 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.444 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.448 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[10] ; -; 6.234 ; 0.786 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~636|dataf ; -; 6.261 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~636|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1187: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.393 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.470 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.474 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.242 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.269 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1188: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_address[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.185 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.121 ; ; ; ; ; ; -; Data Delay ; 3.187 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.706 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.361 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.185 ; 3.187 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.329 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.112 ; 0.783 ; RR ; IC ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|datae ; -; 6.185 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|combout ; -; 6.185 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|d ; -; 6.185 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.377 ; 2.877 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -; 5.377 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.347 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.165 ; ; uTsu ; 1 ; FF_X49_Y149_N28 ; ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1189: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.786 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.320 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.400 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.404 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.218 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.245 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1190: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.070 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.628 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.068 ; 3.070 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.068 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N32 ; ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1191: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.070 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.628 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.068 ; 3.070 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.068 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N38 ; ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1192: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.847 ; 87 ; 0.104 ; 1.354 ; -; Cell ; ; 12 ; 0.303 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.242 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.270 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|d ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1193: Setup slack is -0.673 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.673 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.856 ; 87 ; 0.104 ; 1.378 ; -; Cell ; ; 12 ; 0.295 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.240 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.270 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1194: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.046 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.177 ; 79 ; 0.000 ; 2.177 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.635 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.663 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.669 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.231 ; 0.562 ; RR ; IC ; 1 ; LABCELL_X93_Y149_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~798|dataf ; -; 6.259 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y149_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~798|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.452 ; 2.952 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.242 ; 2.177 ; RR ; IC ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30]|clk ; -; 5.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -; 5.452 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.422 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y149_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1195: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.507 ; 0.006 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[3] ; -; 6.226 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|dataf ; -; 6.253 ; 0.027 ; RR ; CELL ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y159_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1196: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.762 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.473 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.190 ; 0.717 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|datac ; -; 6.276 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|combout ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|d ; -; 6.276 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X107_Y157_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1197: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.296 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.323 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.329 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.234 ; 0.905 ; RR ; IC ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|dataf ; -; 6.262 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.162 ; ; uTsu ; 1 ; FF_X109_Y154_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1198: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.420 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.447 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.451 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.247 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.275 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1199: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.478 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.251 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.278 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1200: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.292 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.420 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.447 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.453 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.243 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.271 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1201: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.844 ; 87 ; 0.104 ; 1.351 ; -; Cell ; ; 12 ; 0.303 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.239 ; 1.351 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|dataf ; -; 6.267 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1202: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.766 ; 85 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.385 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.150 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.270 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1203: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[24] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.177 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.104 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.350 ; 79 ; 0.000 ; 2.350 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.767 ; 86 ; 0.555 ; 0.986 ; -; Cell ; ; 10 ; 0.310 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.977 ; 2.977 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.977 ; 2.350 ; RR ; IC ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]|clk ; -; 2.977 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24] ; -; 6.177 ; 3.200 ; ; ; ; ; ; data path ; -; 3.100 ; 0.123 ; FF ; uTco ; 1 ; FF_X91_Y153_N23 ; ; vx_f_d_reg|instruction[24]|q ; -; 3.169 ; 0.069 ; FF ; CELL ; 138 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]~la_lab/laboutt[15] ; -; 3.724 ; 0.555 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|datac ; -; 3.817 ; 0.093 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.823 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.459 ; 0.636 ; RR ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.486 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.490 ; 0.004 ; FF ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.476 ; 0.986 ; FF ; IC ; 1 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1|dataf ; -; 5.503 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1|combout ; -; 5.508 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X40_Y149_N3 ; High Speed ; vx_decode|out_csr_address[0]~1~la_lab/laboutt[3] ; -; 6.098 ; 0.590 ; FF ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datac ; -; 6.177 ; 0.079 ; FF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.177 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.177 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1204: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+---------------------------------------------+ -; Path Summary ; -+--------------------+------------------------+ -; Property ; Value ; -+--------------------+------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.632 ; 81 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.509 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.573 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.599 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.605 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.232 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.260 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1205: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+---------------------------------------------+ -; Path Summary ; -+--------------------+------------------------+ -; Property ; Value ; -+--------------------+------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.632 ; 81 ; 0.192 ; 0.667 ; -; Cell ; ; 14 ; 0.509 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.573 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.599 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.605 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.232 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.260 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1206: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.662 ; 82 ; 0.142 ; 0.944 ; -; Cell ; ; 12 ; 0.448 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.227 ; 3.235 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.198 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.227 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1207: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.621 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.265 ; 0.722 ; RR ; IC ; 1 ; MLABCELL_X107_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~996|dataf ; -; 6.293 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~996|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y153_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y153_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y153_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y153_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.621 ; 0.182 ; ; uTsu ; 1 ; FF_X107_Y153_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1208: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.661 ; 82 ; 0.142 ; 0.943 ; -; Cell ; ; 12 ; 0.449 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.227 ; 3.235 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.197 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.227 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1209: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[25] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.305 ; -; Data Required Time ; 5.633 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.108 ; ; ; ; ; ; -; Data Delay ; 2.233 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.329 ; 76 ; 0.000 ; 2.329 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.911 ; 86 ; 0.336 ; 0.887 ; -; Cell ; ; 8 ; 0.189 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.072 ; 3.072 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.072 ; 2.329 ; FF ; IC ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|clk ; -; 4.072 ; 0.000 ; FR ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25] ; -; 6.305 ; 2.233 ; ; ; ; ; ; data path ; -; 4.205 ; 0.133 ; FF ; uTco ; 1 ; FF_X108_Y149_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]|q ; -; 4.249 ; 0.044 ; FF ; CELL ; 1 ; FF_X108_Y149_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[25]~la_lab/laboutb[6] ; -; 4.937 ; 0.688 ; FF ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|datae ; -; 5.021 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 5.025 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.912 ; 0.887 ; FF ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.937 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.942 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.278 ; 0.336 ; FF ; IC ; 1 ; LABCELL_X75_Y157_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~20|dataf ; -; 6.305 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X75_Y157_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~20|combout ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N17 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[25]|d ; -; 6.305 ; 0.000 ; FF ; CELL ; 1 ; FF_X75_Y157_N17 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[25] ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X75_Y157_N17 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[25]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y157_N17 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[25] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.633 ; 0.199 ; ; uTsu ; 1 ; FF_X75_Y157_N17 ; ; vx_fetch|VX_Warp_one|real_PC[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1210: Setup slack is -0.672 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.293 ; -; Data Required Time ; 5.621 ; -; Slack ; -0.672 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.295 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.293 ; 3.295 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.265 ; 0.722 ; RR ; IC ; 1 ; MLABCELL_X107_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~996|dataf ; -; 6.293 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~996|combout ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y153_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]|d ; -; 6.293 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y153_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y153_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y153_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.621 ; 0.182 ; ; uTsu ; 1 ; FF_X107_Y153_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1211: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.352 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.178 ; 0.612 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|datac ; -; 6.271 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1212: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.470 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.501 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.505 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.244 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|dataf ; -; 6.271 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X102_Y161_N4 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1213: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.816 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.245 ; 0.687 ; RR ; IC ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|dataf ; -; 6.272 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y144_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1214: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.767 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.430 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.507 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.243 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|dataf ; -; 6.269 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1215: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.291 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.235 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.262 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1216: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.610 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.222 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.249 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1217: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.805 ; 86 ; 0.106 ; 1.302 ; -; Cell ; ; 12 ; 0.347 ; 11 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.153 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.270 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1218: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.647 ; 81 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.493 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.259 ; 3.267 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.572 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.598 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.604 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.231 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.259 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1219: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.647 ; 81 ; 0.192 ; 0.682 ; -; Cell ; ; 14 ; 0.493 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.259 ; 3.267 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.572 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.598 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.604 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.231 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.259 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1220: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.746 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.388 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.398 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.476 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.480 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[10] ; -; 6.226 ; 0.746 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~617|dataf ; -; 6.253 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~617|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y160_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1221: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.751 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.184 ; 0.616 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1003|datac ; -; 6.271 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1003|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1222: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.748 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.405 ; 12 ; 0.000 ; 0.094 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.178 ; 0.579 ; RR ; IC ; 1 ; MLABCELL_X94_Y145_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~536|datac ; -; 6.272 ; 0.094 ; RR ; CELL ; 1 ; MLABCELL_X94_Y145_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~536|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y145_N59 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y145_N59 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X94_Y145_N59 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y145_N59 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X94_Y145_N59 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][24] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1223: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[1] ; -; To Node ; vx_e_m_reg|alu_result[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.134 ; -; Data Required Time ; 5.463 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.190 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.317 ; 79 ; 0.000 ; 2.317 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.540 ; 80 ; 0.187 ; 0.673 ; -; Cell ; ; 14 ; 0.467 ; 15 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.183 ; 6 ; 0.183 ; 0.183 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.170 ; 79 ; 0.000 ; 2.170 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.944 ; 2.944 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.944 ; 2.317 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 2.944 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 6.134 ; 3.190 ; ; ; ; ; ; data path ; -; 3.127 ; 0.183 ; FF ; uTco ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1]|q ; -; 3.195 ; 0.068 ; FF ; CELL ; 4 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]~la_lab/laboutt[4] ; -; 3.820 ; 0.625 ; FF ; IC ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|dataf ; -; 3.848 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|combout ; -; 3.852 ; 0.004 ; FF ; CELL ; 71 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22~la_lab/laboutb[2] ; -; 4.254 ; 0.402 ; FF ; IC ; 1 ; MLABCELL_X72_Y154_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~25|datac ; -; 4.341 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X72_Y154_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~25|combout ; -; 4.347 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X72_Y154_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~25~la_mlab/laboutb[17] ; -; 4.794 ; 0.447 ; FF ; IC ; 1 ; MLABCELL_X69_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~26|datac ; -; 4.881 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X69_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~26|combout ; -; 4.887 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~26~la_mlab/laboutt[8] ; -; 5.074 ; 0.187 ; FF ; IC ; 1 ; LABCELL_X68_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~27|dataf ; -; 5.100 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X68_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~27|combout ; -; 5.105 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~27~la_lab/laboutt[9] ; -; 5.311 ; 0.206 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~28|datae ; -; 5.373 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~28|combout ; -; 5.377 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N12 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~28~la_lab/laboutt[8] ; -; 6.050 ; 0.673 ; FF ; IC ; 1 ; MLABCELL_X45_Y153_N21 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~30|datae ; -; 6.134 ; 0.084 ; FF ; CELL ; 1 ; MLABCELL_X45_Y153_N21 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~30|combout ; -; 6.134 ; 0.000 ; FF ; CELL ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3]|d ; -; 6.134 ; 0.000 ; FF ; CELL ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.363 ; 2.863 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.235 ; 2.170 ; RR ; IC ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3]|clk ; -; 5.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3] ; -; 5.363 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.333 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.463 ; 0.130 ; ; uTsu ; 1 ; FF_X45_Y153_N22 ; ; vx_e_m_reg|alu_result[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1224: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.542 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.237 ; 0.695 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~991|dataf ; -; 6.266 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~991|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X98_Y143_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1225: Setup slack is -0.671 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.671 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.729 ; 83 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.423 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.493 ; 0.575 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.519 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.525 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.179 ; 0.654 ; FF ; IC ; 1 ; MLABCELL_X107_Y152_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~964|datac ; -; 6.271 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X107_Y152_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~964|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1226: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[3] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.286 ; -; Data Required Time ; 5.616 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.297 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.769 ; 84 ; 0.122 ; 0.775 ; -; Cell ; ; 16 ; 0.407 ; 12 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3] ; -; 6.286 ; 3.297 ; ; ; ; ; ; data path ; -; 3.110 ; 0.121 ; RR ; uTco ; 1 ; FF_X51_Y153_N38 ; ; vx_csr_handler|decode_csr_address[3]|q ; -; 3.173 ; 0.063 ; RR ; CELL ; 686 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]~la_lab/laboutb[5] ; -; 3.863 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|dataf ; -; 3.891 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|combout ; -; 3.897 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145~la_mlab/laboutb[9] ; -; 4.338 ; 0.441 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|datac ; -; 4.419 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.424 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.779 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.807 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.813 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.076 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.135 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.141 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.264 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.327 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.331 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.106 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.133 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.138 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.260 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.286 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.286 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.616 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1227: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.762 ; 84 ; 0.108 ; 0.787 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.040 ; 0.769 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.069 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.075 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.203 ; 0.128 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.279 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1228: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.111 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.113 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.111 ; 3.113 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.111 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|sclr ; -; 6.111 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1229: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.111 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.113 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.111 ; 3.113 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.111 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|sclr ; -; 6.111 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N40 ; ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1230: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.111 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.113 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.111 ; 3.113 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.111 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|sclr ; -; 6.111 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N43 ; ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1231: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.759 ; 84 ; 0.114 ; 1.300 ; -; Cell ; ; 12 ; 0.406 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.164 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.285 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1232: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.747 ; 84 ; 0.120 ; 1.275 ; -; Cell ; ; 12 ; 0.402 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.152 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.269 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1233: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.285 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.287 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.759 ; 84 ; 0.114 ; 1.300 ; -; Cell ; ; 12 ; 0.406 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.285 ; 3.287 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.164 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.285 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.285 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1234: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.831 ; 87 ; 0.114 ; 1.372 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.236 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.266 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1235: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.779 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.362 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.501 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.530 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.535 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.231 ; 0.696 ; FF ; IC ; 1 ; LABCELL_X93_Y147_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~664|dataf ; -; 6.260 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X93_Y147_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~664|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1236: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.224 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.232 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.658 ; 82 ; 0.142 ; 0.940 ; -; Cell ; ; 12 ; 0.449 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.224 ; 3.232 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.194 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.224 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.224 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.224 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1237: Setup slack is -0.670 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.670 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.290 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.288 ; 3.290 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.494 ; 0.006 ; FF ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.261 ; 0.767 ; FF ; IC ; 1 ; MLABCELL_X105_Y151_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~921|dataf ; -; 6.288 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X105_Y151_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~921|combout ; -; 6.288 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y151_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25]|d ; -; 6.288 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y151_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y151_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y151_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X105_Y151_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1238: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.762 ; 84 ; 0.108 ; 0.787 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.271 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.030 ; 0.759 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.057 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.063 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.201 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.279 ; 0.078 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1239: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N4 ; ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1240: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N10 ; ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1241: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.469 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.496 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.501 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.229 ; 0.728 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1242: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.331 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.429 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.505 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.509 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.237 ; 0.728 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~831|dataf ; -; 6.263 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~831|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1243: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.848 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.477 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.509 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.513 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.229 ; 0.716 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~796|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~796|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N38 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1244: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.535 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.562 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 6 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[11] ; -; 6.234 ; 0.666 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~540|dataf ; -; 6.262 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~540|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1245: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.803 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.232 ; 0.729 ; RR ; IC ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|dataf ; -; 6.260 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y161_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1246: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.806 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.233 ; 0.727 ; RR ; IC ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y162_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1247: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.758 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.397 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.473 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.243 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.270 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1248: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.750 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.300 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.330 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.334 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.187 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.273 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1249: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.417 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.444 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.449 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.223 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.250 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1250: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.352 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.420 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.451 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.455 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.195 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.282 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1251: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.424 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.451 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.181 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.263 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1252: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.416 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.443 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.449 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.225 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.252 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1253: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.223 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.225 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.756 ; 85 ; 0.108 ; 0.888 ; -; Cell ; ; 12 ; 0.347 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.223 ; 3.225 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.196 ; 0.888 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|dataf ; -; 6.223 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N51 ; High Speed ; vx_d_e_reg|i385~87|combout ; -; 6.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|d ; -; 6.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1254: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[5]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.001 ; ; ; ; ; ; -; Data Delay ; 3.301 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.336 ; 79 ; 0.000 ; 2.336 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.717 ; 82 ; 0.114 ; 0.789 ; -; Cell ; ; 14 ; 0.457 ; 14 ; 0.000 ; 0.118 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.963 ; 2.963 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.963 ; 2.336 ; RR ; IC ; 1 ; FF_X38_Y157_N43 ; High Speed ; vx_csr_handler|decode_csr_address[5]~DUPLICATE|clk ; -; 2.963 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N43 ; High Speed ; vx_csr_handler|decode_csr_address[5]~DUPLICATE ; -; 6.264 ; 3.301 ; ; ; ; ; ; data path ; -; 3.090 ; 0.127 ; RR ; uTco ; 1 ; FF_X38_Y157_N43 ; ; vx_csr_handler|decode_csr_address[5]~DUPLICATE|q ; -; 3.175 ; 0.085 ; RR ; CELL ; 230 ; FF_X38_Y157_N43 ; High Speed ; vx_csr_handler|decode_csr_address[5]~DUPLICATE~la_lab/laboutb[8] ; -; 3.964 ; 0.789 ; RR ; IC ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|dataa ; -; 4.082 ; 0.118 ; RF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89|combout ; -; 4.086 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X58_Y163_N39 ; High Speed ; vx_csr_handler|Mux_3~89~la_lab/laboutb[6] ; -; 4.347 ; 0.261 ; FF ; IC ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|dataf ; -; 4.375 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105|combout ; -; 4.380 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X58_Y159_N21 ; High Speed ; vx_csr_handler|Mux_3~105~la_lab/laboutt[15] ; -; 5.035 ; 0.655 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datac ; -; 5.121 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.127 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.250 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.313 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.317 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.092 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.119 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.124 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.238 ; 0.114 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.264 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.163 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1255: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.217 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.225 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.659 ; 82 ; 0.133 ; 0.657 ; -; Cell ; ; 14 ; 0.439 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.217 ; 3.225 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.722 ; 0.540 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|dataf ; -; 3.750 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.754 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.887 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.970 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.975 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.326 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.419 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.424 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.081 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.174 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.180 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.546 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.574 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.578 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.190 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.217 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.217 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.217 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1256: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.894 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.795 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.534 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.562 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.257 ; 0.689 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|dataf ; -; 6.283 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y151_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~772|combout ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|d ; -; 6.283 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1257: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|a_reg_data[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.111 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.113 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 86 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.320 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.111 ; 3.113 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.111 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|sclr ; -; 6.111 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.054 ; ; uTsu ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1258: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_f_d_reg|curr_PC[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.137 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.139 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.715 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.302 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.137 ; 3.139 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.488 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.822 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.850 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.855 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.137 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|ena ; -; 6.137 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N44 ; High Speed ; vx_f_d_reg|curr_PC[0] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N44 ; ; vx_f_d_reg|curr_PC[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1259: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_f_d_reg|curr_PC[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.137 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.139 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.715 ; 86 ; 0.119 ; 1.282 ; -; Cell ; ; 10 ; 0.302 ; 10 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.137 ; 3.139 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.488 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.822 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.850 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.855 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.137 ; 1.282 ; FF ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|ena ; -; 6.137 ; 0.000 ; FF ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X68_Y156_N25 ; High Speed ; vx_f_d_reg|curr_PC[1] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.028 ; ; uTsu ; 1 ; FF_X68_Y156_N25 ; ; vx_f_d_reg|curr_PC[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1260: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.687 ; 82 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.475 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.252 ; 0.326 ; RR ; IC ; 1 ; LABCELL_X93_Y153_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~19|datac ; -; 5.331 ; 0.079 ; RF ; CELL ; 2 ; LABCELL_X93_Y153_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~19|combout ; -; 5.336 ; 0.005 ; FF ; CELL ; 9 ; LABCELL_X93_Y153_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~19~la_lab/laboutb[17] ; -; 6.189 ; 0.853 ; FF ; IC ; 1 ; MLABCELL_X101_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~610|datad ; -; 6.281 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X101_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~610|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.175 ; ; uTsu ; 1 ; FF_X101_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1261: Setup slack is -0.669 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.669 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.753 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.563 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.188 ; 0.625 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~590|datad ; -; 6.268 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X102_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~590|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1262: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[4] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.169 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.584 ; 80 ; 0.125 ; 0.747 ; -; Cell ; ; 16 ; 0.515 ; 16 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N43 ; High Speed ; vx_d_e_reg|b_reg_data[4]|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N43 ; High Speed ; vx_d_e_reg|b_reg_data[4] ; -; 6.169 ; 3.221 ; ; ; ; ; ; data path ; -; 3.070 ; 0.122 ; FF ; uTco ; 1 ; FF_X79_Y153_N43 ; ; vx_d_e_reg|b_reg_data[4]|q ; -; 3.138 ; 0.068 ; FF ; CELL ; 4 ; FF_X79_Y153_N43 ; High Speed ; vx_d_e_reg|b_reg_data[4]~la_lab/laboutb[8] ; -; 3.884 ; 0.746 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~18|dataf ; -; 3.911 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~18|combout ; -; 3.915 ; 0.004 ; FF ; CELL ; 42 ; LABCELL_X73_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~18~la_lab/laboutb[2] ; -; 4.074 ; 0.159 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~29|datab ; -; 4.183 ; 0.109 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~29|combout ; -; 4.187 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X73_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~29~la_lab/laboutt[16] ; -; 4.312 ; 0.125 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datab ; -; 4.438 ; 0.126 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.442 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.659 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.734 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.738 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.171 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.198 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.204 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.361 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.389 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.394 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.141 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.169 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.169 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.169 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1263: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N5 ; ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1264: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N14 ; ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1265: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.506 ; 76 ; 0.118 ; 0.755 ; -; Cell ; ; 14 ; 0.650 ; 20 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.274 ; 3.282 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.239 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.994 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.021 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.027 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.198 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.274 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1266: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.752 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.378 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.458 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.462 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.181 ; 0.719 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|datad ; -; 6.273 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y150_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1267: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.865 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.366 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.395 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.399 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.243 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.272 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1268: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 88 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.235 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1020|dataf ; -; 6.262 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1020|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y144_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1269: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.470 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.501 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.505 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.229 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1270: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.723 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.436 ; 13 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.430 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.507 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.199 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|datac ; -; 6.279 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|combout ; -; 6.279 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|d ; -; 6.279 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1271: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.469 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.496 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.501 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.240 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|dataf ; -; 6.267 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X108_Y157_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1272: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.349 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.462 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.494 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.499 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.223 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.250 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1273: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.450 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.477 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.232 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.259 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1274: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.746 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.456 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.485 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.490 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.186 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.273 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1275: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.291 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.231 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.258 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1276: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.767 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.353 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.315 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.395 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.399 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.213 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.240 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1277: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.768 ; 85 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.381 ; 12 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.377 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.408 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.413 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.133 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|datab ; -; 6.267 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~922|combout ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|d ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1278: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.353 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.380 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.384 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.159 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|datad ; -; 6.252 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~559|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y165_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1279: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.747 ; 84 ; 0.120 ; 1.275 ; -; Cell ; ; 12 ; 0.405 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.152 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.272 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1280: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 85 ; 0.104 ; 1.300 ; -; Cell ; ; 12 ; 0.386 ; 12 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.162 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.283 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1281: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.766 ; 85 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.382 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.150 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.267 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1282: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 85 ; 0.104 ; 1.300 ; -; Cell ; ; 12 ; 0.386 ; 12 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.162 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.283 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1283: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.850 ; 87 ; 0.104 ; 1.372 ; -; Cell ; ; 12 ; 0.295 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.234 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.264 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1284: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_csr_handler|decode_csr_address[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.166 ; -; Data Required Time ; 5.498 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.141 ; ; ; ; ; ; -; Data Delay ; 3.174 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.836 ; 89 ; 0.630 ; 0.817 ; -; Cell ; ; 8 ; 0.211 ; 7 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.158 ; 79 ; 0.000 ; 2.158 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.166 ; 3.174 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.810 ; 0.630 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|datad ; -; 3.890 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0|combout ; -; 3.896 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N39 ; High Speed ; vx_forwarding|reduce_or_6~0~la_mlab/laboutb[7] ; -; 4.573 ; 0.677 ; FF ; IC ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|dataf ; -; 4.600 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853|combout ; -; 4.604 ; 0.004 ; RR ; CELL ; 12 ; LABCELL_X77_Y153_N39 ; High Speed ; vx_decode|i853~la_lab/laboutb[6] ; -; 5.316 ; 0.712 ; RR ; IC ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|dataf ; -; 5.344 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4|combout ; -; 5.349 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X53_Y152_N57 ; High Speed ; vx_decode|out_csr_address[0]~4~la_lab/laboutb[19] ; -; 6.166 ; 0.817 ; FF ; IC ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4]|d ; -; 6.166 ; 0.000 ; FF ; CELL ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.351 ; 2.851 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.223 ; 2.158 ; RR ; IC ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4]|clk ; -; 5.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X38_Y157_N17 ; High Speed ; vx_csr_handler|decode_csr_address[4] ; -; 5.351 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.321 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.498 ; 0.177 ; ; uTsu ; 1 ; FF_X38_Y157_N17 ; ; vx_csr_handler|decode_csr_address[4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1285: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.046 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.177 ; 79 ; 0.000 ; 2.177 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.568 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.594 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.179 ; 0.579 ; RR ; IC ; 1 ; MLABCELL_X94_Y160_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~877|datad ; -; 6.266 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X94_Y160_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~877|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y160_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y160_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.452 ; 2.952 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.242 ; 2.177 ; RR ; IC ; 1 ; FF_X94_Y160_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13]|clk ; -; 5.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y160_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13] ; -; 5.452 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.422 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.176 ; ; uTsu ; 1 ; FF_X94_Y160_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1286: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.290 ; -; Data Required Time ; 5.622 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.292 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.360 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.290 ; 3.292 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.261 ; 0.738 ; FF ; IC ; 1 ; MLABCELL_X107_Y149_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~761|dataf ; -; 6.290 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X107_Y149_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~761|combout ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25]|d ; -; 6.290 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.622 ; 0.181 ; ; uTsu ; 1 ; FF_X107_Y149_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1287: Setup slack is -0.668 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[22] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.297 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.668 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.101 ; ; ; ; ; ; -; Data Delay ; 2.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.317 ; 76 ; 0.000 ; 2.317 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.849 ; 83 ; 0.403 ; 0.782 ; -; Cell ; ; 8 ; 0.226 ; 10 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.162 ; 7 ; 0.162 ; 0.162 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.060 ; 3.060 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.060 ; 2.317 ; FF ; IC ; 1 ; FF_X92_Y142_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[22]|clk ; -; 4.060 ; 0.000 ; FR ; CELL ; 1 ; FF_X92_Y142_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[22] ; -; 6.297 ; 2.237 ; ; ; ; ; ; data path ; -; 4.222 ; 0.162 ; FF ; uTco ; 1 ; FF_X92_Y142_N38 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[22]|q ; -; 4.265 ; 0.043 ; FF ; CELL ; 1 ; FF_X92_Y142_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[22]~la_mlab/laboutb[5] ; -; 5.047 ; 0.782 ; FF ; IC ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|datac ; -; 5.132 ; 0.085 ; FF ; CELL ; 1 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49|combout ; -; 5.138 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X80_Y150_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~49~la_mlab/laboutt[13] ; -; 5.802 ; 0.664 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|dataf ; -; 5.830 ; 0.028 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50|combout ; -; 5.835 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X76_Y150_N48 ; High Speed ; vx_decode|out_a_reg_data[0]~50~la_mlab/laboutb[12] ; -; 6.238 ; 0.403 ; FF ; IC ; 1 ; MLABCELL_X76_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~19|datae ; -; 6.297 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X76_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~19|combout ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22]|d ; -; 6.297 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X76_Y158_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[22] ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X76_Y158_N14 ; ; vx_fetch|VX_Warp_three|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1288: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.654 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.493 ; 15 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.064 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.170 ; 0.106 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.176 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.291 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.317 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.322 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.085 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.163 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.169 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.905 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.911 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.191 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.266 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1289: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 82 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.471 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.516 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.542 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.548 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.147 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.254 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1290: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.410 ; 13 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.898 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.927 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.933 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.196 ; 0.263 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.269 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1291: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.866 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.536 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.562 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.568 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.243 ; 0.675 ; RR ; IC ; 1 ; LABCELL_X108_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~868|dataf ; -; 6.271 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X108_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~868|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1292: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.372 ; 11 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.395 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.471 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.475 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.241 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1293: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.447 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.221 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1294: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.631 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.468 ; 15 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.090 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|datab ; -; 6.218 ; 0.128 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|combout ; -; 6.218 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|d ; -; 6.218 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y152_N32 ; ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1295: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.842 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.304 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.448 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.238 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.266 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1296: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.765 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.790 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.796 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.230 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.259 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.263 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.171 ; 0.908 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|datad ; -; 6.263 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1297: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.759 ; 84 ; 0.114 ; 1.300 ; -; Cell ; ; 12 ; 0.403 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.164 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|datab ; -; 6.282 ; 0.118 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1298: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.617 ; 80 ; 0.150 ; 0.746 ; -; Cell ; ; 14 ; 0.537 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.034 ; 0.746 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.060 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.066 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.216 ; 0.150 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.273 ; 0.057 ; FF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1299: Setup slack is -0.667 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.667 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.568 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.594 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.223 ; 0.623 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~873|dataf ; -; 6.250 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~873|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9]|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1300: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 81 ; 0.118 ; 0.734 ; -; Cell ; ; 14 ; 0.501 ; 15 ; 0.000 ; 0.111 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.268 ; 3.276 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.942 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.085 ; 0.139 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.164 ; 0.079 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.169 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.287 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.398 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.403 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.086 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.177 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.183 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.897 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.927 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.933 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.193 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.268 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1301: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.265 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.669 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.477 ; 15 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.265 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.942 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.063 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.169 ; 0.106 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.175 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.290 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.316 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.321 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.084 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.162 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.168 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.876 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.904 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.910 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.190 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.265 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1302: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 82 ; 0.110 ; 0.788 ; -; Cell ; ; 14 ; 0.470 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.184 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.210 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.215 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.334 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.407 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.411 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.199 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.226 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.232 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.516 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.542 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.548 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.147 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.253 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1303: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1304: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N44 ; ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1305: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.130 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.132 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.638 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.130 ; 3.132 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.788 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.815 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.821 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.130 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|sload ; -; 6.130 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N32 ; ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1306: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.506 ; 76 ; 0.118 ; 0.755 ; -; Cell ; ; 14 ; 0.650 ; 20 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.274 ; 3.282 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.239 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.994 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.021 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.027 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.198 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.274 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1307: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.845 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.494 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.526 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.530 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.226 ; 0.696 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~604|dataf ; -; 6.253 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~604|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1308: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.861 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.488 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.517 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.241 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X104_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~718|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~718|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.166 ; ; uTsu ; 1 ; FF_X104_Y160_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1309: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.829 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.332 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.438 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.515 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.519 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.255 ; 0.736 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|dataf ; -; 6.281 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1310: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.358 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.387 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.391 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.235 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.264 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1311: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.417 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.444 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.450 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.248 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|dataf ; -; 6.276 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|combout ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|d ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.164 ; ; uTsu ; 1 ; FF_X104_Y146_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1312: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.348 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.249 ; 0.770 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|dataf ; -; 6.277 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1313: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.179 ; 0.645 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|datad ; -; 6.266 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1314: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.797 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.456 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.485 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.490 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.237 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|dataf ; -; 6.264 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1315: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.637 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.233 ; 0.596 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1316: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.329 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.460 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.492 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.497 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.221 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1317: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.448 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.475 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.230 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.257 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1318: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.454 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.483 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.488 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.184 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.271 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1319: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.839 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.421 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.448 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.454 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.220 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.247 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1320: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.303 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.230 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.257 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1321: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.822 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.605 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.217 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.244 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1322: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.745 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.442 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.471 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.476 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.182 ; 0.706 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.261 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1323: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.862 ; 88 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.478 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.504 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.510 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.242 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.268 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1324: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.877 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.459 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.464 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.239 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.266 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X107_Y152_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1325: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+---------------------------------------------+ -; Path Summary ; -+--------------------+------------------------+ -; Property ; Value ; -+--------------------+------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.604 ; 83 ; 0.163 ; 1.398 ; -; Cell ; ; 10 ; 0.412 ; 13 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 4.653 ; 0.163 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|datac ; -; 4.733 ; 0.080 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.738 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.136 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.136 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1326: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.058 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.060 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.058 ; 3.060 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.058 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|sclr ; -; 6.058 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N25 ; High Speed ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N25 ; ; vx_d_e_reg|a_reg_data[1]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1327: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.058 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.060 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.058 ; 3.060 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.058 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|sclr ; -; 6.058 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N26 ; High Speed ; vx_d_e_reg|a_reg_data[1] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N26 ; ; vx_d_e_reg|a_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1328: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.058 ; -; Data Required Time ; 5.392 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.060 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.058 ; 3.060 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.058 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|sclr ; -; 6.058 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N16 ; High Speed ; vx_d_e_reg|a_reg_data[11] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.392 ; 0.013 ; ; uTsu ; 1 ; FF_X79_Y154_N16 ; ; vx_d_e_reg|a_reg_data[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1329: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.766 ; 85 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.385 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.150 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.270 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.270 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1330: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.805 ; 86 ; 0.106 ; 1.302 ; -; Cell ; ; 12 ; 0.349 ; 11 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.153 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.272 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1331: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.265 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.786 ; 85 ; 0.104 ; 1.302 ; -; Cell ; ; 12 ; 0.359 ; 11 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.265 ; 3.267 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.148 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.265 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1332: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.402 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.076 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.409 ; 78 ; 0.118 ; 0.829 ; -; Cell ; ; 10 ; 0.541 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.068 ; 3.076 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.239 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.068 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.402 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1333: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.632 ; 80 ; 0.150 ; 0.746 ; -; Cell ; ; 14 ; 0.521 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.272 ; 3.280 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.287 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.033 ; 0.746 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.059 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.065 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.215 ; 0.150 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.272 ; 0.057 ; FF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1334: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.735 ; 84 ; 0.106 ; 1.205 ; -; Cell ; ; 12 ; 0.398 ; 12 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.133 ; 1.205 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~111|datab ; -; 6.252 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~111|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N38 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[3][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1335: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.221 ; 0.653 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1007|dataf ; -; 6.249 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1007|combout ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15]|d ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X94_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1336: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.810 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.568 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.594 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 12 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[10] ; -; 6.239 ; 0.640 ; RR ; IC ; 1 ; LABCELL_X95_Y145_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~888|dataf ; -; 6.266 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y145_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~888|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y145_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][24] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1337: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.514 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.541 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.547 ; 0.006 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[3] ; -; 6.242 ; 0.695 ; RR ; IC ; 1 ; LABCELL_X108_Y152_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~836|dataf ; -; 6.270 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X108_Y152_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~836|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X108_Y152_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y152_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y152_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1338: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.241 ; 0.679 ; RR ; IC ; 1 ; LABCELL_X108_Y152_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~580|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X108_Y152_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~580|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X108_Y152_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y152_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X108_Y152_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1339: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|warp_num[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.657 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.443 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.219 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.126 ; 0.711 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N9 ; High Speed ; vx_d_e_reg|i602~2|datac ; -; 6.219 ; 0.093 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N9 ; High Speed ; vx_d_e_reg|i602~2|combout ; -; 6.219 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N10 ; High Speed ; vx_d_e_reg|warp_num[2]|d ; -; 6.219 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N10 ; High Speed ; vx_d_e_reg|warp_num[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X80_Y153_N10 ; High Speed ; vx_d_e_reg|warp_num[2]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N10 ; High Speed ; vx_d_e_reg|warp_num[2] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.165 ; ; uTsu ; 1 ; FF_X80_Y153_N10 ; ; vx_d_e_reg|warp_num[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1340: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.033 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.357 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.493 ; 0.005 ; FF ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.239 ; 0.746 ; FF ; IC ; 1 ; MLABCELL_X105_Y157_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~907|dataf ; -; 6.266 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X105_Y157_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~907|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y157_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y157_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X105_Y157_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y157_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11] ; -; 5.465 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.165 ; ; uTsu ; 1 ; FF_X105_Y157_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1341: Setup slack is -0.666 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.666 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.356 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.493 ; 0.005 ; FF ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.240 ; 0.747 ; FF ; IC ; 1 ; MLABCELL_X107_Y157_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~906|dataf ; -; 6.266 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X107_Y157_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~906|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y157_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1342: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[3] ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.289 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.761 ; 84 ; 0.114 ; 0.775 ; -; Cell ; ; 16 ; 0.407 ; 12 ; 0.000 ; 0.081 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3] ; -; 6.278 ; 3.289 ; ; ; ; ; ; data path ; -; 3.110 ; 0.121 ; RR ; uTco ; 1 ; FF_X51_Y153_N38 ; ; vx_csr_handler|decode_csr_address[3]|q ; -; 3.173 ; 0.063 ; RR ; CELL ; 686 ; FF_X51_Y153_N38 ; High Speed ; vx_csr_handler|decode_csr_address[3]~la_lab/laboutb[5] ; -; 3.863 ; 0.690 ; RR ; IC ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|dataf ; -; 3.891 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145|combout ; -; 3.897 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X50_Y166_N42 ; High Speed ; vx_csr_handler|Mux_3~145~la_mlab/laboutb[9] ; -; 4.338 ; 0.441 ; FF ; IC ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|datac ; -; 4.419 ; 0.081 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146|combout ; -; 4.424 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X46_Y164_N27 ; High Speed ; vx_csr_handler|Mux_3~146~la_lab/laboutt[19] ; -; 4.779 ; 0.355 ; FF ; IC ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|dataf ; -; 4.807 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147|combout ; -; 4.813 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X45_Y157_N18 ; High Speed ; vx_csr_handler|Mux_3~147~la_mlab/laboutt[12] ; -; 5.076 ; 0.263 ; FF ; IC ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|datae ; -; 5.135 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169|combout ; -; 5.141 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X39_Y157_N36 ; High Speed ; vx_csr_handler|Mux_3~169~la_mlab/laboutb[5] ; -; 5.264 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datae ; -; 5.327 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.331 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.106 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.133 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.138 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.252 ; 0.114 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.278 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.163 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1343: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.213 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.215 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.319 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.213 ; 3.215 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.355 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.143 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.170 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.542 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.570 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.574 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.186 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.213 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1344: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.348 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.454 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.481 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.177 ; 0.692 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~555|datad ; -; 6.269 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X105_Y159_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~555|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1345: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.265 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.694 ; 82 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.265 ; 3.267 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.370 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.450 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.454 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.173 ; 0.719 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|datad ; -; 6.265 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|combout ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]|d ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N38 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y150_N38 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1346: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.384 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.358 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.436 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[10] ; -; 6.226 ; 0.786 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~636|dataf ; -; 6.253 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~636|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1347: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.236 ; 0.600 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|dataf ; -; 6.264 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1348: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.243 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.270 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1349: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.731 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.360 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.440 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.445 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.218 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.246 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1350: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+--------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+-----------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.877 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.459 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.464 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.239 ; 0.775 ; RR ; IC ; 1 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|dataf ; -; 6.266 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X107_Y152_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~964|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y152_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y152_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][4]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1351: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.747 ; 84 ; 0.120 ; 1.275 ; -; Cell ; ; 12 ; 0.402 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.152 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.269 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N11 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1352: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 85 ; 0.104 ; 1.300 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.118 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.162 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|datab ; -; 6.280 ; 0.118 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1353: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.827 ; 87 ; 0.110 ; 1.378 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.229 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.259 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1354: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.068 ; -; Data Required Time ; 5.403 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.076 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.409 ; 78 ; 0.118 ; 0.829 ; -; Cell ; ; 10 ; 0.541 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.068 ; 3.076 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.239 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.068 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.068 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.403 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1355: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.616 ; 80 ; 0.147 ; 0.748 ; -; Cell ; ; 14 ; 0.540 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.036 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.062 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.068 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.215 ; 0.147 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.275 ; 0.060 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.275 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.275 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1356: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.617 ; 80 ; 0.150 ; 0.746 ; -; Cell ; ; 14 ; 0.537 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.034 ; 0.746 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.060 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.066 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.216 ; 0.150 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.273 ; 0.057 ; FF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1357: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.839 ; 87 ; 0.106 ; 1.296 ; -; Cell ; ; 12 ; 0.306 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.237 ; 1.296 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|dataf ; -; 6.264 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1358: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.554 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.240 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~711|dataf ; -; 6.269 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~711|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1359: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.046 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.177 ; 79 ; 0.000 ; 2.177 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.511 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.538 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.544 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.235 ; 0.691 ; RR ; IC ; 1 ; MLABCELL_X94_Y160_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~749|dataf ; -; 6.263 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X94_Y160_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~749|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y160_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y160_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.452 ; 2.952 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.242 ; 2.177 ; RR ; IC ; 1 ; FF_X94_Y160_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13]|clk ; -; 5.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y160_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13] ; -; 5.452 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.422 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.176 ; ; uTsu ; 1 ; FF_X94_Y160_N38 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1360: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.753 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.187 ; 0.625 ; RR ; IC ; 1 ; MLABCELL_X107_Y153_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~577|datad ; -; 6.279 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X107_Y153_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~577|combout ; -; 6.279 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y153_N49 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1]|d ; -; 6.279 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y153_N49 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y153_N49 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y153_N49 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y153_N49 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][1] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1361: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.220 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.222 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.624 ; 81 ; 0.192 ; 0.903 ; -; Cell ; ; 12 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.220 ; 3.222 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.192 ; 0.903 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.220 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.220 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.220 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1362: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[0] ; -; To Node ; vx_e_m_reg|alu_result[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.167 ; -; Data Required Time ; 5.502 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.320 ; 79 ; 0.000 ; 2.320 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.526 ; 78 ; 0.132 ; 0.955 ; -; Cell ; ; 14 ; 0.467 ; 15 ; 0.000 ; 0.124 ; -; uTco ; ; 1 ; 0.227 ; 7 ; 0.227 ; 0.227 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.947 ; 2.947 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.947 ; 2.320 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 2.947 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 6.167 ; 3.220 ; ; ; ; ; ; data path ; -; 3.174 ; 0.227 ; FF ; uTco ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0]|q ; -; 3.221 ; 0.047 ; FF ; CELL ; 12 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]~la_lab/laboutb[1] ; -; 4.176 ; 0.955 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|dataa ; -; 4.300 ; 0.124 ; FR ; CELL ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|combout ; -; 4.305 ; 0.005 ; RR ; CELL ; 2 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28~la_mlab/laboutt[2] ; -; 4.437 ; 0.132 ; RR ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datae ; -; 4.510 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.514 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.729 ; 0.215 ; FF ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.792 ; 0.063 ; FF ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.796 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.244 ; 0.448 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.272 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.278 ; 0.006 ; RR ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.413 ; 0.135 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|dataf ; -; 5.439 ; 0.026 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|combout ; -; 5.444 ; 0.005 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41~la_mlab/laboutb[0] ; -; 6.085 ; 0.641 ; RR ; IC ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|datac ; -; 6.167 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|combout ; -; 6.167 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|d ; -; 6.167 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.502 ; 0.167 ; ; uTsu ; 1 ; FF_X46_Y153_N31 ; ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1363: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.493 ; 0.575 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.519 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.525 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.234 ; 0.709 ; FF ; IC ; 1 ; LABCELL_X95_Y144_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~979|dataf ; -; 6.264 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X95_Y144_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~979|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y144_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y144_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1364: Setup slack is -0.665 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.665 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.053 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.170 ; 79 ; 0.000 ; 2.170 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.542 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.216 ; 0.674 ; RR ; IC ; 1 ; LABCELL_X89_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~968|dataf ; -; 6.244 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~968|combout ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8]|d ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.445 ; 2.945 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.235 ; 2.170 ; RR ; IC ; 1 ; FF_X89_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8]|clk ; -; 5.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8] ; -; 5.445 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.415 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.164 ; ; uTsu ; 1 ; FF_X89_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1365: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.212 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.641 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.212 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.070 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.196 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.317 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.343 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.348 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.068 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.146 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.152 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.518 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.546 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.550 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.184 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.212 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.212 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.212 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1366: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.213 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.642 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.213 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.070 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.196 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.317 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.343 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.348 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.068 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.146 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.152 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.518 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.546 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.550 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.185 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.213 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1367: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.671 ; 81 ; 0.128 ; 0.755 ; -; Cell ; ; 14 ; 0.482 ; 15 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.270 ; 3.278 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.235 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.990 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.017 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.023 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.194 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.270 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1368: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.046 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.177 ; 79 ; 0.000 ; 2.177 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.627 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.655 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.661 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.223 ; 0.562 ; RR ; IC ; 1 ; LABCELL_X93_Y149_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~798|dataf ; -; 6.251 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y149_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~798|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.452 ; 2.952 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.242 ; 2.177 ; RR ; IC ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30]|clk ; -; 5.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y149_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -; 5.452 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.422 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y149_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1369: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.284 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.750 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.412 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.282 ; 3.284 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.417 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.444 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.450 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.189 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|datac ; -; 6.282 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|combout ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|d ; -; 6.282 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y142_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1370: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.281 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.283 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.281 ; 3.283 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.446 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.479 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.253 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|dataf ; -; 6.281 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|combout ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|d ; -; 6.281 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.176 ; ; uTsu ; 1 ; FF_X107_Y149_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1371: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.828 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.448 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.246 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|dataf ; -; 6.274 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|combout ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|d ; -; 6.274 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.164 ; ; uTsu ; 1 ; FF_X104_Y146_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1372: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.828 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.328 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.442 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.473 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.247 ; 0.770 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|dataf ; -; 6.275 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1373: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.532 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.177 ; 0.645 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|datad ; -; 6.264 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1374: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.816 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.454 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.483 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.488 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.235 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|dataf ; -; 6.262 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1375: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.813 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.635 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.231 ; 0.596 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|dataf ; -; 6.258 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1376: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.216 ; -; Data Required Time ; 5.552 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.218 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.631 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.466 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.216 ; 3.218 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.090 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|datab ; -; 6.216 ; 0.126 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|combout ; -; 6.216 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|d ; -; 6.216 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.552 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y152_N34 ; ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1377: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.355 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.391 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.418 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.423 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.171 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.263 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1378: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.850 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.292 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.420 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.447 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.453 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.232 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.260 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1379: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.793 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.364 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.415 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.446 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.450 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.190 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.277 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.277 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.277 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1380: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.782 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.356 ; 11 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.419 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.446 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.451 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.176 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.258 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1381: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.631 ; 80 ; 0.147 ; 0.748 ; -; Cell ; ; 14 ; 0.524 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.274 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.287 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.035 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.061 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.067 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.214 ; 0.147 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.274 ; 0.060 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1382: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.632 ; 80 ; 0.150 ; 0.746 ; -; Cell ; ; 14 ; 0.521 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.272 ; 3.280 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.287 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.033 ; 0.746 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.059 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.065 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.215 ; 0.150 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.272 ; 0.057 ; FF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1383: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.633 ; 81 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.502 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.252 ; 3.260 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.565 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.591 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.597 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.224 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.252 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1384: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.633 ; 81 ; 0.138 ; 0.722 ; -; Cell ; ; 14 ; 0.502 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.252 ; 3.260 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.281 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.565 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.591 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.597 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.224 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.252 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1385: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.360 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.400 ; 0.483 ; RR ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.428 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.433 ; 0.005 ; FF ; CELL ; 18 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[7] ; -; 6.227 ; 0.794 ; FF ; IC ; 1 ; MLABCELL_X98_Y164_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~518|dataf ; -; 6.256 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X98_Y164_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~518|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y164_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y164_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X98_Y164_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y164_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.165 ; ; uTsu ; 1 ; FF_X98_Y164_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1386: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.735 ; 84 ; 0.106 ; 1.205 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.133 ; 1.205 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~15|datab ; -; 6.250 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~15|combout ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15]|d ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.165 ; ; uTsu ; 1 ; FF_X92_Y163_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[0][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1387: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.440 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N28 ; High Speed ; vx_d_e_reg|PC_next_out[11]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N28 ; High Speed ; vx_d_e_reg|PC_next_out[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N28 ; High Speed ; vx_d_e_reg|PC_next_out[11]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N28 ; High Speed ; vx_d_e_reg|PC_next_out[11] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.440 ; 0.054 ; ; uTsu ; 1 ; FF_X80_Y156_N28 ; ; vx_d_e_reg|PC_next_out[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1388: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.802 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.544 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[11] ; -; 6.236 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~686|dataf ; -; 6.263 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~686|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1389: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.440 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N16 ; High Speed ; vx_d_e_reg|PC_next_out[7]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N16 ; High Speed ; vx_d_e_reg|PC_next_out[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N16 ; High Speed ; vx_d_e_reg|PC_next_out[7]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N16 ; High Speed ; vx_d_e_reg|PC_next_out[7] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.440 ; 0.054 ; ; uTsu ; 1 ; FF_X80_Y156_N16 ; ; vx_d_e_reg|PC_next_out[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1390: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|rs1[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.563 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.682 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.426 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.227 ; 3.229 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.151 ; 0.736 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N51 ; High Speed ; vx_d_e_reg|i316~3|datad ; -; 6.227 ; 0.076 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N51 ; High Speed ; vx_d_e_reg|i316~3|combout ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N53 ; High Speed ; vx_d_e_reg|rs1[3]|d ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N53 ; High Speed ; vx_d_e_reg|rs1[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N53 ; High Speed ; vx_d_e_reg|rs1[3]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N53 ; High Speed ; vx_d_e_reg|rs1[3] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.563 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y155_N53 ; ; vx_d_e_reg|rs1[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1391: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.440 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N10 ; High Speed ; vx_d_e_reg|PC_next_out[5]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N10 ; High Speed ; vx_d_e_reg|PC_next_out[5] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N10 ; High Speed ; vx_d_e_reg|PC_next_out[5]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N10 ; High Speed ; vx_d_e_reg|PC_next_out[5] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.440 ; 0.054 ; ; uTsu ; 1 ; FF_X80_Y156_N10 ; ; vx_d_e_reg|PC_next_out[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1392: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.219 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.227 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.639 ; 82 ; 0.192 ; 0.903 ; -; Cell ; ; 12 ; 0.461 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.219 ; 3.227 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.191 ; 0.903 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.219 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.219 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1393: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.218 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.622 ; 81 ; 0.192 ; 0.901 ; -; Cell ; ; 12 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.218 ; 3.220 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.190 ; 0.901 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.218 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.218 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1394: Setup slack is -0.664 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.664 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.684 ; 82 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.457 ; 14 ; 0.000 ; 0.094 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.408 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.488 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.492 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.166 ; 0.674 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~863|datac ; -; 6.260 ; 0.094 ; RR ; CELL ; 1 ; MLABCELL_X98_Y143_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~863|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X98_Y143_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1395: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.210 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.218 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.210 ; 3.218 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.070 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.196 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.317 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.343 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.348 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.068 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.146 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.152 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.518 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.546 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.550 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.182 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.210 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.210 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.210 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1396: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[6] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.366 ; 79 ; 0.000 ; 2.366 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.736 ; 84 ; 0.119 ; 1.072 ; -; Cell ; ; 14 ; 0.411 ; 13 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.993 ; 2.993 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.993 ; 2.366 ; RR ; IC ; 1 ; FF_X51_Y160_N26 ; High Speed ; vx_csr_handler|decode_csr_address[6]|clk ; -; 2.993 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N26 ; High Speed ; vx_csr_handler|decode_csr_address[6] ; -; 6.261 ; 3.268 ; ; ; ; ; ; data path ; -; 3.114 ; 0.121 ; RR ; uTco ; 1 ; FF_X51_Y160_N26 ; ; vx_csr_handler|decode_csr_address[6]|q ; -; 3.183 ; 0.069 ; RR ; CELL ; 326 ; FF_X51_Y160_N26 ; High Speed ; vx_csr_handler|decode_csr_address[6]~la_lab/laboutt[17] ; -; 4.255 ; 1.072 ; RR ; IC ; 1 ; LABCELL_X38_Y145_N12 ; High Speed ; vx_csr_handler|Mux_3~189|datae ; -; 4.328 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X38_Y145_N12 ; High Speed ; vx_csr_handler|Mux_3~189|combout ; -; 4.332 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y145_N12 ; High Speed ; vx_csr_handler|Mux_3~189~la_lab/laboutt[8] ; -; 4.451 ; 0.119 ; FF ; IC ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|datac ; -; 4.535 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|combout ; -; 4.540 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190~la_lab/laboutb[9] ; -; 5.064 ; 0.524 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|dataf ; -; 5.090 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.094 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.218 ; 0.124 ; FF ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.302 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.306 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.081 ; 0.775 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.108 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.113 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.235 ; 0.122 ; FF ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.261 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1397: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.177 ; 0.666 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1003|datad ; -; 6.264 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1003|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1398: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.741 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.170 ; 0.612 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|datac ; -; 6.263 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1399: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_address[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.175 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.122 ; ; ; ; ; ; -; Data Delay ; 3.177 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.695 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.360 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.175 ; 3.177 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.362 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.148 ; 0.786 ; RR ; IC ; 1 ; LABCELL_X51_Y152_N21 ; High Speed ; vx_d_e_reg|i498~4|dataf ; -; 6.175 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y152_N21 ; High Speed ; vx_d_e_reg|i498~4|combout ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4]|d ; -; 6.175 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.376 ; 2.876 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y152_N22 ; High Speed ; vx_d_e_reg|csr_address[4] ; -; 5.376 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.346 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.166 ; ; uTsu ; 1 ; FF_X51_Y152_N22 ; ; vx_d_e_reg|csr_address[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1400: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.051 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.504 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.530 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.536 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.235 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|dataf ; -; 6.261 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.447 ; 2.947 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; 5.447 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.417 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y163_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1401: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.817 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.234 ; 0.600 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|dataf ; -; 6.262 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1402: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.203 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.230 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.235 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.177 ; 0.942 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|datad ; -; 6.259 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y162_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1403: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.748 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.393 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.470 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.475 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.232 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.259 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1404: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.275 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.277 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.867 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.275 ; 3.277 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.611 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.249 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.275 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.275 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1405: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.303 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.226 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.253 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1406: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.410 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.437 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.443 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.219 ; 0.776 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|dataf ; -; 6.246 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~753|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1407: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.058 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.060 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.058 ; 3.060 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.058 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|sclr ; -; 6.058 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N32 ; ; vx_d_e_reg|a_reg_data[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1408: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.058 ; -; Data Required Time ; 5.395 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.089 ; ; ; ; ; ; -; Data Delay ; 3.060 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.671 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.134 ; 79 ; 0.000 ; 2.134 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.058 ; 3.060 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.058 ; 0.760 ; FF ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|sclr ; -; 6.058 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.409 ; 2.909 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.199 ; 2.134 ; RR ; IC ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10]|clk ; -; 5.199 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N38 ; High Speed ; vx_d_e_reg|a_reg_data[10] ; -; 5.409 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.379 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.395 ; 0.016 ; ; uTsu ; 1 ; FF_X79_Y154_N38 ; ; vx_d_e_reg|a_reg_data[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1409: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.825 ; 87 ; 0.114 ; 1.366 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.230 ; 1.366 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|dataf ; -; 6.258 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|combout ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|d ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1410: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.766 ; 85 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.382 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.150 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.267 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|d ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N11 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1411: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[23] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.459 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[23]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[23] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[23]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[23] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.459 ; 0.016 ; ; uTsu ; 1 ; FF_X72_Y160_N4 ; ; vx_fetch|VX_Warp_zero|real_PC[23] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1412: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.362 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.502 ; 0.584 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.531 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.536 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.239 ; 0.703 ; FF ; IC ; 1 ; LABCELL_X108_Y151_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~729|dataf ; -; 6.268 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X108_Y151_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~729|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X108_Y151_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.166 ; ; uTsu ; 1 ; FF_X108_Y151_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1413: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.277 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.279 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.815 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.277 ; 3.279 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.555 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.249 ; 0.694 ; RR ; IC ; 1 ; MLABCELL_X96_Y144_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~730|dataf ; -; 6.277 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X96_Y144_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~730|combout ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X96_Y144_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26]|d ; -; 6.277 ; 0.000 ; FF ; CELL ; 1 ; FF_X96_Y144_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X96_Y144_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y144_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.182 ; ; uTsu ; 1 ; FF_X96_Y144_N1 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1414: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.509 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.541 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.546 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[17] ; -; 6.235 ; 0.689 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~790|dataf ; -; 6.262 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y144_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~790|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y144_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y144_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y144_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1415: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.283 ; -; Data Required Time ; 5.620 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.011 ; ; ; ; ; ; -; Data Delay ; 3.285 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.199 ; 80 ; 0.000 ; 2.199 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.283 ; 3.285 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.255 ; 0.732 ; FF ; IC ; 1 ; LABCELL_X108_Y155_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~746|dataf ; -; 6.283 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X108_Y155_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~746|combout ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y155_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10]|d ; -; 6.283 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y155_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.487 ; 2.987 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.264 ; 2.199 ; RR ; IC ; 1 ; FF_X108_Y155_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10]|clk ; -; 5.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y155_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10] ; -; 5.487 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.457 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.620 ; 0.163 ; ; uTsu ; 1 ; FF_X108_Y155_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][10] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1416: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.217 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.225 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.637 ; 82 ; 0.192 ; 0.901 ; -; Cell ; ; 12 ; 0.461 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.217 ; 3.225 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.189 ; 0.901 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.217 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.217 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.217 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1417: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.459 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N16 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N16 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N16 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N16 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.459 ; 0.016 ; ; uTsu ; 1 ; FF_X72_Y160_N16 ; ; vx_fetch|VX_Warp_zero|real_PC[27]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1418: Setup slack is -0.663 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.663 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.743 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.393 ; 0.476 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.467 ; 0.074 ; RF ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.471 ; 0.004 ; FF ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.238 ; 0.767 ; FF ; IC ; 1 ; MLABCELL_X101_Y161_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~878|dataf ; -; 6.263 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X101_Y161_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~878|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X101_Y161_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1419: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.673 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.459 ; 14 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.249 ; 3.257 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.153 ; 0.145 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataf ; -; 4.180 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.186 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.301 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.327 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.332 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.095 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.173 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.179 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.455 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.481 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.487 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.175 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.249 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1420: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.683 ; 82 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.464 ; 14 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.264 ; 3.272 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.153 ; 0.145 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataf ; -; 4.180 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.186 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.301 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.327 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.332 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.095 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.173 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.179 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.893 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.923 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.929 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.189 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.264 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1421: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.671 ; 81 ; 0.128 ; 0.755 ; -; Cell ; ; 14 ; 0.482 ; 15 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.270 ; 3.278 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.235 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.990 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.017 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.023 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.194 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.270 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1422: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.459 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.463 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.220 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X95_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~870|dataf ; -; 6.248 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X95_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~870|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.163 ; ; uTsu ; 1 ; FF_X95_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1423: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.736 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.412 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.500 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.504 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.176 ; 0.672 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|datad ; -; 6.268 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1424: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.280 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.282 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.769 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.280 ; 3.282 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.448 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.187 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|datac ; -; 6.280 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|combout ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|d ; -; 6.280 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y142_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1425: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.279 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.281 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.279 ; 3.281 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.444 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.471 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.251 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|dataf ; -; 6.279 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|combout ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|d ; -; 6.279 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.176 ; ; uTsu ; 1 ; FF_X107_Y149_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1426: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.355 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.391 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.418 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.423 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.171 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.263 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1427: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.572 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.751 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.364 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.309 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.389 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.393 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.207 ; 0.814 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|dataf ; -; 6.234 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~937|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.572 ; 0.160 ; ; uTsu ; 1 ; FF_X89_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1428: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.856 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.271 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.466 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.217 ; 0.751 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|dataf ; -; 6.245 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~527|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y164_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1429: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.768 ; 85 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.377 ; 12 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.377 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.408 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.413 ; 0.005 ; RR ; CELL ; 8 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[15] ; -; 6.133 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|datab ; -; 6.263 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X97_Y144_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~918|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1430: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.106 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.108 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.106 ; 3.108 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.106 ; 0.752 ; FF ; IC ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5]|sclr ; -; 6.106 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y157_N46 ; ; vx_d_e_reg|a_reg_data[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1431: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|a_reg_data[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.106 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.108 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.106 ; 3.108 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.106 ; 0.752 ; FF ; IC ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2]|sclr ; -; 6.106 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y157_N40 ; High Speed ; vx_d_e_reg|a_reg_data[2] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y157_N40 ; ; vx_d_e_reg|a_reg_data[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1432: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.827 ; 87 ; 0.110 ; 1.378 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.229 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.259 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1433: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.064 ; -; Data Required Time ; 5.402 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.072 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.574 ; 84 ; 0.128 ; 0.829 ; -; Cell ; ; 10 ; 0.373 ; 12 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.064 ; 3.072 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.235 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.064 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.064 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.402 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1434: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.835 ; 87 ; 0.106 ; 1.292 ; -; Cell ; ; 12 ; 0.307 ; 9 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.233 ; 1.292 ; FF ; IC ; 1 ; MLABCELL_X107_Y158_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1003|dataf ; -; 6.261 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X107_Y158_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1003|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X107_Y158_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1435: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.460 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N20 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N20 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N20 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N20 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.460 ; 0.017 ; ; uTsu ; 1 ; FF_X72_Y160_N20 ; ; vx_fetch|VX_Warp_zero|real_PC[28] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1436: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.033 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.237 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X97_Y145_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~916|dataf ; -; 6.264 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y145_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~916|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X97_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20] ; -; 5.465 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y145_N52 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][20] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1437: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.757 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.486 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.513 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.517 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.186 ; 0.669 ; RR ; IC ; 1 ; LABCELL_X108_Y151_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~569|datad ; -; 6.268 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X108_Y151_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~569|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X108_Y151_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N16 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y151_N16 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1438: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N20 ; High Speed ; vx_d_e_reg|PC_next_out[8]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N20 ; High Speed ; vx_d_e_reg|PC_next_out[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N20 ; High Speed ; vx_d_e_reg|PC_next_out[8]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N20 ; High Speed ; vx_d_e_reg|PC_next_out[8] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.056 ; ; uTsu ; 1 ; FF_X80_Y156_N20 ; ; vx_d_e_reg|PC_next_out[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1439: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.225 ; -; Data Required Time ; 5.563 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.227 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.683 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.423 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.225 ; 3.227 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.152 ; 0.737 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N42 ; High Speed ; vx_d_e_reg|i531~1|datae ; -; 6.225 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N42 ; High Speed ; vx_d_e_reg|i531~1|combout ; -; 6.225 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N43 ; High Speed ; vx_d_e_reg|csr_mask[1]|d ; -; 6.225 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N43 ; High Speed ; vx_d_e_reg|csr_mask[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N43 ; High Speed ; vx_d_e_reg|csr_mask[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N43 ; High Speed ; vx_d_e_reg|csr_mask[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.563 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y155_N43 ; ; vx_d_e_reg|csr_mask[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1440: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N8 ; High Speed ; vx_d_e_reg|PC_next_out[4]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N8 ; High Speed ; vx_d_e_reg|PC_next_out[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N8 ; High Speed ; vx_d_e_reg|PC_next_out[4]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N8 ; High Speed ; vx_d_e_reg|PC_next_out[4] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.056 ; ; uTsu ; 1 ; FF_X80_Y156_N8 ; ; vx_d_e_reg|PC_next_out[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1441: Setup slack is -0.662 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.662 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N2 ; High Speed ; vx_d_e_reg|PC_next_out[2]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N2 ; High Speed ; vx_d_e_reg|PC_next_out[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N2 ; High Speed ; vx_d_e_reg|PC_next_out[2]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N2 ; High Speed ; vx_d_e_reg|PC_next_out[2] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.056 ; ; uTsu ; 1 ; FF_X80_Y156_N2 ; ; vx_d_e_reg|PC_next_out[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1442: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.482 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.509 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.162 ; 0.648 ; RR ; IC ; 1 ; LABCELL_X93_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~845|datac ; -; 6.244 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X93_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~845|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.162 ; ; uTsu ; 1 ; FF_X93_Y160_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1443: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.381 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.421 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.497 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.501 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.229 ; 0.728 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~831|dataf ; -; 6.255 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~831|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1444: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.527 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.554 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.560 ; 0.006 ; RR ; CELL ; 6 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[11] ; -; 6.226 ; 0.666 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~540|dataf ; -; 6.254 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~540|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1445: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.501 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.505 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.221 ; 0.716 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~796|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~796|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N38 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1446: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.782 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.220 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.248 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1447: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.782 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.603 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.631 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.636 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.220 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.248 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1448: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.051 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.817 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.323 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.502 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.528 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.233 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|dataf ; -; 6.259 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.447 ; 2.947 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; 5.447 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.417 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y163_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1449: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.379 ; 12 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.201 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.228 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.233 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.175 ; 0.942 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|datad ; -; 6.257 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|combout ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|d ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y162_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1450: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.803 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.409 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.436 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.236 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.264 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1451: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.434 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.461 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.467 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.240 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.267 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1452: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.416 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.443 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.449 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.215 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.242 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1453: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.315 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.409 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.436 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.442 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.232 ; 0.790 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|dataf ; -; 6.260 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1018|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y142_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1454: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.300 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.473 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.499 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.505 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.237 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.263 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1455: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.844 ; 87 ; 0.104 ; 1.366 ; -; Cell ; ; 12 ; 0.293 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.228 ; 1.366 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|dataf ; -; 6.256 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1456: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 84 ; 0.110 ; 1.275 ; -; Cell ; ; 12 ; 0.403 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.139 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.259 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1457: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.786 ; 85 ; 0.104 ; 1.302 ; -; Cell ; ; 12 ; 0.361 ; 11 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.148 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.267 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1458: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.064 ; -; Data Required Time ; 5.403 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.072 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.574 ; 84 ; 0.128 ; 0.829 ; -; Cell ; ; 10 ; 0.373 ; 12 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.064 ; 3.072 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.235 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.064 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.064 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.403 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1459: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.727 ; 83 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.420 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.501 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.530 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.535 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.179 ; 0.644 ; FF ; IC ; 1 ; MLABCELL_X96_Y142_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~662|datac ; -; 6.266 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X96_Y142_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~662|combout ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X96_Y142_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22]|d ; -; 6.266 ; 0.000 ; FF ; CELL ; 1 ; FF_X96_Y142_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X96_Y142_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y142_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.175 ; ; uTsu ; 1 ; FF_X96_Y142_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1460: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N2 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[22]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N2 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N2 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[22]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N2 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[22] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.018 ; ; uTsu ; 1 ; FF_X72_Y160_N2 ; ; vx_fetch|VX_Warp_zero|real_PC[22] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1461: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.438 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.442 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.216 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~527|dataf ; -; 6.243 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X94_Y164_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~527|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.164 ; ; uTsu ; 1 ; FF_X94_Y164_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1462: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.803 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.568 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.594 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 12 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[10] ; -; 6.232 ; 0.633 ; RR ; IC ; 1 ; LABCELL_X95_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~895|dataf ; -; 6.259 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~895|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.164 ; ; uTsu ; 1 ; FF_X95_Y145_N29 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][31] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1463: Setup slack is -0.661 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.661 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.739 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.169 ; 0.570 ; RR ; IC ; 1 ; LABCELL_X97_Y158_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~512|datac ; -; 6.251 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X97_Y158_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~512|combout ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0]|d ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y158_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y158_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][0] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1464: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.208 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.574 ; 80 ; 0.127 ; 0.668 ; -; Cell ; ; 14 ; 0.515 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.208 ; 3.210 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.077 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.289 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.410 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.415 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.072 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.165 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.171 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.537 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.565 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.569 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.181 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.208 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.208 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.208 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1465: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.208 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.626 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.208 ; 3.210 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.938 ; 0.084 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.942 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.066 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.192 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.198 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.313 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.339 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.344 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.064 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.142 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.148 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.514 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.542 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.546 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.180 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.208 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.208 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.208 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1466: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.209 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.211 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.627 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.209 ; 3.211 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.938 ; 0.084 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.942 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.066 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.192 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.198 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.313 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.339 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.344 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.064 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.142 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.148 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.514 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.542 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.546 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.181 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.209 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.209 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.209 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1467: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.657 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.483 ; 15 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.056 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.163 ; 0.107 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.169 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.284 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.310 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.315 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.078 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.156 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.162 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.870 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.898 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.904 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.184 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.259 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1468: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.644 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.497 ; 15 ; 0.000 ; 0.113 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.259 ; 3.267 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.919 ; 0.113 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.925 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[4] ; -; 4.076 ; 0.151 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datac ; -; 4.163 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.169 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.284 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.310 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.315 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.078 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.156 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.162 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.870 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.898 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.904 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.184 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.259 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1469: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[4] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.161 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.213 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.575 ; 80 ; 0.109 ; 0.747 ; -; Cell ; ; 16 ; 0.516 ; 16 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N43 ; High Speed ; vx_d_e_reg|b_reg_data[4]|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N43 ; High Speed ; vx_d_e_reg|b_reg_data[4] ; -; 6.161 ; 3.213 ; ; ; ; ; ; data path ; -; 3.070 ; 0.122 ; FF ; uTco ; 1 ; FF_X79_Y153_N43 ; ; vx_d_e_reg|b_reg_data[4]|q ; -; 3.138 ; 0.068 ; FF ; CELL ; 4 ; FF_X79_Y153_N43 ; High Speed ; vx_d_e_reg|b_reg_data[4]~la_lab/laboutb[8] ; -; 3.884 ; 0.746 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~18|dataf ; -; 3.911 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~18|combout ; -; 3.915 ; 0.004 ; FF ; CELL ; 42 ; LABCELL_X73_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~18~la_lab/laboutb[2] ; -; 4.081 ; 0.166 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N6 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~27|datab ; -; 4.189 ; 0.108 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N6 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~27|combout ; -; 4.194 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X73_Y153_N6 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~27~la_lab/laboutt[5] ; -; 4.303 ; 0.109 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|dataa ; -; 4.430 ; 0.127 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.434 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.651 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.726 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.730 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.163 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.190 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.196 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.353 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.381 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.133 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.161 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.161 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.161 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1470: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_mask[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.561 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.587 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.593 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.220 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|dataf ; -; 6.248 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N45 ; High Speed ; vx_d_e_reg|i531~6|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N47 ; High Speed ; vx_d_e_reg|csr_mask[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N47 ; ; vx_d_e_reg|csr_mask[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1471: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|csr_mask[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 86 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.456 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.244 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.271 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.277 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.561 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.587 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.593 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.220 ; 0.627 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|dataf ; -; 6.248 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N36 ; High Speed ; vx_d_e_reg|i531~8|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N37 ; High Speed ; vx_d_e_reg|csr_mask[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N37 ; ; vx_d_e_reg|csr_mask[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1472: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.835 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.494 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.526 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.530 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.216 ; 0.686 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~585|dataf ; -; 6.243 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~585|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1473: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.477 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.510 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.174 ; 0.664 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~971|datad ; -; 6.260 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~971|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1474: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.265 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.694 ; 82 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.265 ; 3.267 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.370 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.450 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.454 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.173 ; 0.719 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|datad ; -; 6.265 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y150_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~953|combout ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE|d ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y150_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1475: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.807 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.358 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.387 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.391 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.235 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.264 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1476: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.798 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.227 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1020|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1020|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y144_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1477: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.823 ; 87 ; 0.119 ; 1.046 ; -; Cell ; ; 14 ; 0.299 ; 9 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.604 ; 0.119 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.631 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.636 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.682 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.708 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.712 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.837 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.861 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.867 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.450 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.479 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.485 ; 0.006 ; FF ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.216 ; 0.731 ; FF ; IC ; 1 ; MLABCELL_X94_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~655|dataf ; -; 6.242 ; 0.026 ; FF ; CELL ; 1 ; MLABCELL_X94_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~655|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.164 ; ; uTsu ; 1 ; FF_X94_Y164_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1478: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|rs1[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.224 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.226 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.726 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.378 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.224 ; 3.226 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.196 ; 0.843 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N0 ; High Speed ; vx_d_e_reg|i316~1|dataf ; -; 6.224 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N0 ; High Speed ; vx_d_e_reg|i316~1|combout ; -; 6.224 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1]|d ; -; 6.224 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N2 ; High Speed ; vx_d_e_reg|rs1[1] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N2 ; ; vx_d_e_reg|rs1[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1479: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.678 ; 82 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.347 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.427 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.431 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.167 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.249 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|d ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y164_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1480: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.750 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.188 ; 0.655 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|datac ; -; 6.274 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|combout ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|d ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X103_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1481: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.467 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.498 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.502 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.174 ; 0.672 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|datad ; -; 6.266 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1482: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.735 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.399 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.203 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.230 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.235 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.172 ; 0.937 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|datad ; -; 6.254 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|combout ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|d ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1483: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.818 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.314 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.224 ; 0.624 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|dataf ; -; 6.251 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~781|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1484: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.578 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.240 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.806 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.238 ; 3.240 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.211 ; 0.612 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|dataf ; -; 6.238 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~776|combout ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|d ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.578 ; 0.164 ; ; uTsu ; 1 ; FF_X93_Y162_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1485: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|b_reg_data[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.213 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.215 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 86 ; 0.119 ; 0.855 ; -; Cell ; ; 12 ; 0.317 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.213 ; 3.215 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.185 ; 0.855 ; RR ; IC ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|dataf ; -; 6.213 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|combout ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|d ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.162 ; ; uTsu ; 1 ; FF_X80_Y149_N44 ; ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1486: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.800 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.380 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.457 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.461 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.229 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1487: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.101 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.103 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.714 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.101 ; 3.103 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.101 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|sclr ; -; 6.101 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N40 ; High Speed ; vx_d_e_reg|a_reg_data[8] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N40 ; ; vx_d_e_reg|a_reg_data[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1488: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.101 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.103 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.714 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.101 ; 3.103 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.101 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|sclr ; -; 6.101 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1489: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.101 ; -; Data Required Time ; 5.441 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.103 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.714 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.101 ; 3.103 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.101 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|sclr ; -; 6.101 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N43 ; High Speed ; vx_d_e_reg|a_reg_data[6] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.441 ; 0.053 ; ; uTsu ; 1 ; FF_X79_Y156_N43 ; ; vx_d_e_reg|a_reg_data[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1490: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.770 ; 85 ; 0.116 ; 1.302 ; -; Cell ; ; 12 ; 0.370 ; 11 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.142 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|datab ; -; 6.259 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~942|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1491: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.413 ; 0.485 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~17|datad ; -; 5.489 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~17|combout ; -; 5.493 ; 0.004 ; RR ; CELL ; 15 ; LABCELL_X99_Y153_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~17~la_lab/laboutb[2] ; -; 6.225 ; 0.732 ; RR ; IC ; 1 ; LABCELL_X95_Y142_N45 ; Mixed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~566|dataf ; -; 6.253 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X95_Y142_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~566|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y142_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y142_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X95_Y142_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y142_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.163 ; ; uTsu ; 1 ; FF_X95_Y142_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1492: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.748 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.470 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.547 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.551 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.227 ; 0.676 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~604|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~604|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y144_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1493: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N50 ; High Speed ; vx_d_e_reg|PC_next_out[18]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N50 ; High Speed ; vx_d_e_reg|PC_next_out[18] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N50 ; High Speed ; vx_d_e_reg|PC_next_out[18]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N50 ; High Speed ; vx_d_e_reg|PC_next_out[18] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.058 ; ; uTsu ; 1 ; FF_X80_Y156_N50 ; ; vx_d_e_reg|PC_next_out[18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1494: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N38 ; High Speed ; vx_d_e_reg|PC_next_out[14]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N38 ; High Speed ; vx_d_e_reg|PC_next_out[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N38 ; High Speed ; vx_d_e_reg|PC_next_out[14]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N38 ; High Speed ; vx_d_e_reg|PC_next_out[14] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.058 ; ; uTsu ; 1 ; FF_X80_Y156_N38 ; ; vx_d_e_reg|PC_next_out[14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1495: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.444 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N32 ; High Speed ; vx_d_e_reg|PC_next_out[12]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N32 ; High Speed ; vx_d_e_reg|PC_next_out[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N32 ; High Speed ; vx_d_e_reg|PC_next_out[12]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N32 ; High Speed ; vx_d_e_reg|PC_next_out[12] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.444 ; 0.058 ; ; uTsu ; 1 ; FF_X80_Y156_N32 ; ; vx_d_e_reg|PC_next_out[12] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1496: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.362 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.190 ; 0.264 ; RR ; IC ; 1 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11|dataf ; -; 5.218 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11|combout ; -; 5.224 ; 0.006 ; FF ; CELL ; 3 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11~la_mlab/laboutt[0] ; -; 6.244 ; 1.020 ; FF ; IC ; 1 ; MLABCELL_X101_Y160_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~354|dataf ; -; 6.273 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X101_Y160_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~354|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y160_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1497: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.111 ; ; ; ; ; ; -; Data Delay ; 2.219 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.327 ; 76 ; 0.000 ; 2.327 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.834 ; 83 ; 0.422 ; 0.843 ; -; Cell ; ; 8 ; 0.252 ; 11 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.070 ; 3.070 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.070 ; 2.327 ; FF ; IC ; 1 ; FF_X104_Y149_N40 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25]|clk ; -; 4.070 ; 0.000 ; FR ; CELL ; 1 ; FF_X104_Y149_N40 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25] ; -; 6.289 ; 2.219 ; ; ; ; ; ; data path ; -; 4.203 ; 0.133 ; RR ; uTco ; 1 ; FF_X104_Y149_N40 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25]|q ; -; 4.264 ; 0.061 ; RR ; CELL ; 1 ; FF_X104_Y149_N40 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25]~la_lab/laboutb[6] ; -; 4.833 ; 0.569 ; RR ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|dataa ; -; 4.965 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 4.969 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.812 ; 0.843 ; RR ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.836 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.841 ; 0.005 ; RR ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.263 ; 0.422 ; RR ; IC ; 1 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|dataf ; -; 6.289 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|combout ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE|d ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N37 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X75_Y158_N37 ; ; vx_fetch|VX_Warp_three|real_PC[25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1498: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.214 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.216 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.618 ; 81 ; 0.192 ; 0.897 ; -; Cell ; ; 12 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.214 ; 3.216 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.186 ; 0.897 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.214 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.214 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.214 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1499: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[25] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.629 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.111 ; ; ; ; ; ; -; Data Delay ; 2.219 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.327 ; 76 ; 0.000 ; 2.327 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.834 ; 83 ; 0.422 ; 0.843 ; -; Cell ; ; 8 ; 0.252 ; 11 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.070 ; 3.070 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.070 ; 2.327 ; FF ; IC ; 1 ; FF_X104_Y149_N40 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25]|clk ; -; 4.070 ; 0.000 ; FR ; CELL ; 1 ; FF_X104_Y149_N40 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25] ; -; 6.289 ; 2.219 ; ; ; ; ; ; data path ; -; 4.203 ; 0.133 ; RR ; uTco ; 1 ; FF_X104_Y149_N40 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25]|q ; -; 4.264 ; 0.061 ; RR ; CELL ; 1 ; FF_X104_Y149_N40 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[25]~la_lab/laboutb[6] ; -; 4.833 ; 0.569 ; RR ; IC ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|dataa ; -; 4.965 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55|combout ; -; 4.969 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X79_Y150_N15 ; High Speed ; vx_decode|out_a_reg_data[0]~55~la_lab/laboutt[10] ; -; 5.812 ; 0.843 ; RR ; IC ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|dataf ; -; 5.836 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56|combout ; -; 5.841 ; 0.005 ; RR ; CELL ; 4 ; MLABCELL_X76_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~56~la_mlab/laboutt[2] ; -; 6.263 ; 0.422 ; RR ; IC ; 1 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|dataf ; -; 6.289 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X75_Y158_N36 ; High Speed ; vx_fetch|VX_Warp_three|i199~22|combout ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]|d ; -; 6.289 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25] ; -+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X75_Y158_N38 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[25] ; -; 5.459 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.629 ; 0.200 ; ; uTsu ; 1 ; FF_X75_Y158_N38 ; ; vx_fetch|VX_Warp_three|real_PC[25] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1500: Setup slack is -0.660 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.660 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.408 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.488 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.492 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.236 ; 0.744 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~839|dataf ; -; 6.264 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~839|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N49 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1501: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.206 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.208 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.624 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.463 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.206 ; 3.208 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.938 ; 0.084 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.942 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.066 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.192 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.198 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.313 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.339 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.344 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.064 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.142 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.148 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.514 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.542 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.546 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.178 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.206 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.206 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.206 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1502: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.699 ; 83 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.428 ; 13 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.246 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.070 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.177 ; 0.107 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.183 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.298 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.324 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.329 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.092 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.170 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.452 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.478 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.484 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.172 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.246 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1503: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.709 ; 83 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.433 ; 13 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.261 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.943 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.947 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.070 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.177 ; 0.107 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.183 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.298 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.324 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.329 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.092 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.170 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.890 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.920 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.926 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.186 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.261 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1504: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.582 ; 79 ; 0.118 ; 0.714 ; -; Cell ; ; 14 ; 0.560 ; 17 ; 0.000 ; 0.111 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.935 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.939 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.078 ; 0.139 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.157 ; 0.079 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.162 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.280 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.391 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.396 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.079 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.170 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.890 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.920 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.926 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.186 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.261 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1505: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.230 ; 0.665 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|dataf ; -; 6.258 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1506: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.863 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.477 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.509 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[17] ; -; 6.245 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~786|dataf ; -; 6.271 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~786|combout ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18]|d ; -; 6.271 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1507: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.528 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.554 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.560 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.235 ; 0.675 ; RR ; IC ; 1 ; LABCELL_X108_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~868|dataf ; -; 6.263 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X108_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~868|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1508: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_mask[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.223 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.225 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.725 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.378 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.223 ; 3.225 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.353 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.195 ; 0.842 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N6 ; High Speed ; vx_d_e_reg|i531~0|dataf ; -; 6.223 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N6 ; High Speed ; vx_d_e_reg|i531~0|combout ; -; 6.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0]|d ; -; 6.223 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N7 ; High Speed ; vx_d_e_reg|csr_mask[0] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N7 ; ; vx_d_e_reg|csr_mask[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1509: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.678 ; 82 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.347 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.427 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.431 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.167 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.249 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|d ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1510: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.477 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.481 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.232 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|dataf ; -; 6.258 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1511: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.215 ; 0.681 ; RR ; IC ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|dataf ; -; 6.242 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1512: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.218 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.246 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1513: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.601 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.629 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.634 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.218 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.246 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1514: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.771 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.367 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.386 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.413 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.418 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.166 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.258 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1515: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.304 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.448 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.227 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.255 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1516: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|a_reg_data[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.101 ; -; Data Required Time ; 5.442 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.103 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.714 ; 87 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.269 ; 9 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.101 ; 3.103 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.101 ; 0.803 ; FF ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|sclr ; -; 6.101 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N32 ; High Speed ; vx_d_e_reg|a_reg_data[0] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.442 ; 0.054 ; ; uTsu ; 1 ; FF_X79_Y156_N32 ; ; vx_d_e_reg|a_reg_data[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1517: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.803 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.236 ; 0.693 ; RR ; IC ; 1 ; LABCELL_X102_Y147_N0 ; Mixed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~693|dataf ; -; 6.263 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y147_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~693|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y147_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y147_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y147_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y147_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y147_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][21] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1518: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.181 ; 0.619 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~601|datad ; -; 6.273 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y151_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~601|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1519: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.213 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.633 ; 82 ; 0.192 ; 0.897 ; -; Cell ; ; 12 ; 0.461 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.213 ; 3.221 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.185 ; 0.897 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.213 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.213 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1520: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.438 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.442 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.216 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~527|dataf ; -; 6.243 ; 0.027 ; RF ; CELL ; 2 ; MLABCELL_X94_Y164_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~527|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y164_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1521: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.181 ; 0.619 ; RR ; IC ; 1 ; MLABCELL_X107_Y151_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~601|datad ; -; 6.273 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X107_Y151_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~601|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X107_Y151_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y151_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X107_Y151_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1522: Setup slack is -0.659 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.274 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.659 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.276 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.094 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.274 ; 3.276 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.541 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.180 ; 0.639 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~962|datac ; -; 6.274 ; 0.094 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~962|combout ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2]|d ; -; 6.274 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1523: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[28] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.087 ; ; ; ; ; ; -; Data Delay ; 3.207 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.325 ; 79 ; 0.000 ; 2.325 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.544 ; 79 ; 0.120 ; 0.813 ; -; Cell ; ; 16 ; 0.482 ; 15 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.181 ; 6 ; 0.181 ; 0.181 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.952 ; 2.952 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.952 ; 2.325 ; RR ; IC ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]|clk ; -; 2.952 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28] ; -; 6.159 ; 3.207 ; ; ; ; ; ; data path ; -; 3.133 ; 0.181 ; FF ; uTco ; 1 ; FF_X79_Y149_N52 ; ; vx_d_e_reg|b_reg_data[28]|q ; -; 3.177 ; 0.044 ; FF ; CELL ; 4 ; FF_X79_Y149_N52 ; High Speed ; vx_d_e_reg|b_reg_data[28]~la_lab/laboutb[14] ; -; 3.990 ; 0.813 ; FF ; IC ; 1 ; LABCELL_X73_Y151_N45 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~41|dataf ; -; 4.017 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X73_Y151_N45 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~41|combout ; -; 4.022 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X73_Y151_N45 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~41~la_lab/laboutb[11] ; -; 4.164 ; 0.142 ; RR ; IC ; 1 ; MLABCELL_X72_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~45|datae ; -; 4.242 ; 0.078 ; RF ; CELL ; 1 ; MLABCELL_X72_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~45|combout ; -; 4.248 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~45~la_mlab/laboutb[16] ; -; 4.380 ; 0.132 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|datac ; -; 4.466 ; 0.086 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|combout ; -; 4.472 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46~la_mlab/laboutt[8] ; -; 4.592 ; 0.120 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|dataa ; -; 4.724 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.728 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.161 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.188 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.194 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.351 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.379 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.384 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.131 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.159 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.159 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.159 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1524: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.206 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.214 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.685 ; 84 ; 0.115 ; 0.734 ; -; Cell ; ; 14 ; 0.402 ; 13 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.206 ; 3.214 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.942 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.062 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.190 ; 0.128 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.196 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.311 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.337 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.342 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.062 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.140 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.146 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.512 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.540 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.544 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.178 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.206 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.206 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.206 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1525: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.207 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.215 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.686 ; 84 ; 0.115 ; 0.734 ; -; Cell ; ; 14 ; 0.402 ; 13 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.207 ; 3.215 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.942 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.062 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.190 ; 0.128 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.196 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.311 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.337 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.342 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.062 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.140 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.146 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.512 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.540 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.544 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.179 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.207 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.207 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.207 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1526: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.833 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.212 ; 0.701 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1001|dataf ; -; 6.240 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1001|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y159_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1527: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.276 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.278 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.820 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.276 ; 3.278 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.459 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.463 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.249 ; 0.786 ; RR ; IC ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|dataf ; -; 6.276 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|combout ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|d ; -; 6.276 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.181 ; ; uTsu ; 1 ; FF_X101_Y160_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1528: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.843 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.488 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.517 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.523 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.224 ; 0.701 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~732|dataf ; -; 6.251 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~732|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1529: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.566 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.213 ; 0.647 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~969|dataf ; -; 6.240 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~969|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y159_N37 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1530: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.233 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.164 ; ; uTsu ; 1 ; FF_X108_Y150_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1531: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.486 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.518 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.522 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.218 ; 0.696 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~604|dataf ; -; 6.245 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~604|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1532: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.803 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.480 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.509 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.514 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.233 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X104_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~718|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y160_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~718|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.166 ; ; uTsu ; 1 ; FF_X104_Y160_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1533: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.771 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.430 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.507 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.247 ; 0.736 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|dataf ; -; 6.273 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.273 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1534: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|csr_address[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.170 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.122 ; ; ; ; ; ; -; Data Delay ; 3.172 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.689 ; 85 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.361 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.170 ; 3.172 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.258 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.341 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.346 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.465 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.538 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.542 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.330 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.357 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.362 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.142 ; 0.780 ; RR ; IC ; 1 ; LABCELL_X51_Y152_N9 ; High Speed ; vx_d_e_reg|i498~2|dataf ; -; 6.170 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X51_Y152_N9 ; High Speed ; vx_d_e_reg|i498~2|combout ; -; 6.170 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2]|d ; -; 6.170 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.376 ; 2.876 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y152_N11 ; High Speed ; vx_d_e_reg|csr_address[2] ; -; 5.376 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.346 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.166 ; ; uTsu ; 1 ; FF_X51_Y152_N11 ; ; vx_d_e_reg|csr_address[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1535: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.738 ; 84 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.413 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.445 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.477 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.481 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.179 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|datac ; -; 6.271 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1536: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.697 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.431 ; 13 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.345 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.425 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.429 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.165 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.247 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y164_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1537: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.769 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.384 ; 12 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.531 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.186 ; 0.655 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|datac ; -; 6.272 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X103_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1538: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.379 ; 12 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.201 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.228 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.233 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.170 ; 0.937 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|datad ; -; 6.252 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1539: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.848 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.606 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.244 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.270 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1540: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.271 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.273 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 85 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.375 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.271 ; 3.273 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.409 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.440 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.444 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.184 ; 0.740 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|datad ; -; 6.271 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~900|combout ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|d ; -; 6.271 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1541: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.766 ; 85 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.367 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.413 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.440 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.445 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.170 ; 0.725 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|datad ; -; 6.252 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~846|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1542: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.211 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.077 ; ; ; ; ; ; -; Data Delay ; 3.213 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.744 ; 85 ; 0.108 ; 0.876 ; -; Cell ; ; 12 ; 0.347 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.146 ; 79 ; 0.000 ; 2.146 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.211 ; 3.213 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.184 ; 0.876 ; FF ; IC ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|dataf ; -; 6.211 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X80_Y149_N42 ; High Speed ; vx_d_e_reg|i385~78|combout ; -; 6.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|d ; -; 6.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.421 ; 2.921 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.211 ; 2.146 ; RR ; IC ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25]|clk ; -; 5.211 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y149_N44 ; High Speed ; vx_d_e_reg|b_reg_data[25] ; -; 5.421 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.391 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.162 ; ; uTsu ; 1 ; FF_X80_Y149_N44 ; ; vx_d_e_reg|b_reg_data[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1543: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.353 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.380 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.384 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.150 ; 0.766 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|datac ; -; 6.243 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~557|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y165_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1544: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[29] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.419 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N22 ; High Speed ; vx_d_e_reg|PC_next_out[29] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.419 ; 0.014 ; ; uTsu ; 1 ; FF_X80_Y155_N22 ; ; vx_d_e_reg|PC_next_out[29] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1545: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.213 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.524 ; 78 ; 0.118 ; 0.944 ; -; Cell ; ; 12 ; 0.571 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.213 ; 3.221 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.184 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.213 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1546: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.213 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.221 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.523 ; 78 ; 0.118 ; 0.943 ; -; Cell ; ; 12 ; 0.572 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.213 ; 3.221 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.183 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.213 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1547: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[30]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[30]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N25 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[30] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.021 ; ; uTsu ; 1 ; FF_X72_Y160_N25 ; ; vx_fetch|VX_Warp_zero|real_PC[30] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1548: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.214 ; 0.646 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1009|dataf ; -; 6.241 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1009|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1549: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.446 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N25 ; High Speed ; vx_d_e_reg|PC_next_out[10]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N25 ; High Speed ; vx_d_e_reg|PC_next_out[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N25 ; High Speed ; vx_d_e_reg|PC_next_out[10]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N25 ; High Speed ; vx_d_e_reg|PC_next_out[10] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.446 ; 0.060 ; ; uTsu ; 1 ; FF_X80_Y156_N25 ; ; vx_d_e_reg|PC_next_out[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1550: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 6 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[11] ; -; 6.232 ; 0.632 ; RR ; IC ; 1 ; LABCELL_X97_Y144_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~534|dataf ; -; 6.259 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y144_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~534|combout ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y144_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22]|d ; -; 6.259 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y144_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X97_Y144_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y144_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y144_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1551: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.212 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.220 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.647 ; 82 ; 0.142 ; 0.929 ; -; Cell ; ; 12 ; 0.448 ; 14 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.212 ; 3.220 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.183 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.212 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.212 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.212 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1552: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.159 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.087 ; ; ; ; ; ; -; Data Delay ; 3.207 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.325 ; 79 ; 0.000 ; 2.325 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.451 ; 76 ; 0.120 ; 0.864 ; -; Cell ; ; 16 ; 0.574 ; 18 ; 0.000 ; 0.132 ; -; uTco ; ; 1 ; 0.182 ; 6 ; 0.182 ; 0.182 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.952 ; 2.952 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.952 ; 2.325 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 2.952 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 6.159 ; 3.207 ; ; ; ; ; ; data path ; -; 3.134 ; 0.182 ; FF ; uTco ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|q ; -; 3.178 ; 0.044 ; FF ; CELL ; 4 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE~la_lab/laboutt[10] ; -; 4.042 ; 0.864 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~22|dataf ; -; 4.069 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~22|combout ; -; 4.075 ; 0.006 ; RR ; CELL ; 3 ; MLABCELL_X72_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~22~la_mlab/laboutb[3] ; -; 4.196 ; 0.121 ; RR ; IC ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43|datab ; -; 4.307 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43|combout ; -; 4.313 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X72_Y151_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~43~la_mlab/laboutt[12] ; -; 4.437 ; 0.124 ; FF ; IC ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|datad ; -; 4.527 ; 0.090 ; FR ; CELL ; 1 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46|combout ; -; 4.533 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X72_Y151_N12 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~46~la_mlab/laboutt[8] ; -; 4.653 ; 0.120 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|dataa ; -; 4.785 ; 0.132 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.789 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.222 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.249 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.255 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.385 ; 0.130 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|dataf ; -; 5.412 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|combout ; -; 5.417 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41~la_mlab/laboutb[0] ; -; 6.076 ; 0.659 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|datac ; -; 6.159 ; 0.083 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|combout ; -; 6.159 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|d ; -; 6.159 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N31 ; ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1553: Setup slack is -0.658 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.658 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.751 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.461 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.537 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.541 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.229 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~826|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~826|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1554: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.204 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.212 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.683 ; 84 ; 0.115 ; 0.734 ; -; Cell ; ; 14 ; 0.402 ; 13 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.204 ; 3.212 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.916 ; 0.734 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|dataf ; -; 3.942 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.062 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.190 ; 0.128 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.196 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.311 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.337 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.342 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.062 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.140 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.146 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.512 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.540 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.544 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.176 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.204 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.204 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.204 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1555: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.711 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 14 ; 0.432 ; 13 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.021 ; 0.713 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|dataf ; -; 6.051 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|combout ; -; 6.057 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35~la_mlab/laboutt[9] ; -; 6.187 ; 0.130 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|datae ; -; 6.263 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1556: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.853 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.233 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|dataf ; -; 6.260 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.165 ; ; uTsu ; 1 ; FF_X108_Y150_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1557: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.477 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.510 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.170 ; 0.660 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~986|datac ; -; 6.249 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~986|combout ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26]|d ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y143_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1558: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.743 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.169 ; 0.692 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~555|datad ; -; 6.261 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X105_Y159_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~555|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1559: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.848 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.304 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.337 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.227 ; 0.890 ; RR ; IC ; 1 ; LABCELL_X104_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~263|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~263|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.163 ; ; uTsu ; 1 ; FF_X104_Y159_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1560: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.058 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.165 ; 79 ; 0.000 ; 2.165 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.331 ; 0.454 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|dataf ; -; 5.360 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|combout ; -; 5.364 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29~la_lab/laboutb[14] ; -; 6.208 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|dataf ; -; 6.234 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.440 ; 2.940 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.230 ; 2.165 ; RR ; IC ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|clk ; -; 5.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; 5.440 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.410 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.167 ; ; uTsu ; 1 ; FF_X88_Y164_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1561: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.697 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.431 ; 13 ; 0.000 ; 0.082 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.345 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.425 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.429 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.165 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.247 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1562: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.810 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.443 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.475 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.230 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|dataf ; -; 6.256 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1563: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.532 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.213 ; 0.681 ; RR ; IC ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|dataf ; -; 6.240 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1564: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.728 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.409 ; 13 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.168 ; 0.304 ; FF ; IC ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|dataf ; -; 5.197 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|combout ; -; 5.201 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9~la_lab/laboutb[16] ; -; 6.166 ; 0.965 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|datad ; -; 6.257 ; 0.091 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|combout ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|d ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1565: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.768 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.348 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.455 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.484 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.490 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.209 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|dataf ; -; 6.236 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1566: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[16] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.536 ; 79 ; 0.111 ; 0.747 ; -; Cell ; ; 16 ; 0.491 ; 15 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.183 ; 6 ; 0.183 ; 0.183 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -; 6.158 ; 3.210 ; ; ; ; ; ; data path ; -; 3.131 ; 0.183 ; FF ; uTco ; 1 ; FF_X79_Y152_N32 ; ; vx_d_e_reg|b_reg_data[16]|q ; -; 3.175 ; 0.044 ; FF ; CELL ; 3 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]~la_lab/laboutb[1] ; -; 3.900 ; 0.725 ; FF ; IC ; 1 ; LABCELL_X75_Y152_N15 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~8|datad ; -; 3.974 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X75_Y152_N15 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~8|combout ; -; 3.978 ; 0.004 ; FF ; CELL ; 5 ; LABCELL_X75_Y152_N15 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~8~la_lab/laboutt[10] ; -; 4.111 ; 0.133 ; FF ; IC ; 1 ; LABCELL_X75_Y152_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~5|dataf ; -; 4.137 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y152_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~5|combout ; -; 4.142 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y152_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~5~la_lab/laboutb[5] ; -; 4.372 ; 0.230 ; FF ; IC ; 1 ; MLABCELL_X74_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~38|datab ; -; 4.480 ; 0.108 ; FF ; CELL ; 1 ; MLABCELL_X74_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~38|combout ; -; 4.486 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X74_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~38~la_mlab/laboutb[17] ; -; 4.597 ; 0.111 ; FF ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datab ; -; 4.723 ; 0.126 ; FR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.727 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.160 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.187 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.193 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.350 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.378 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.383 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.130 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.158 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1567: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.771 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.367 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.386 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.413 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.418 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.166 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.258 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1568: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.814 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.314 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.220 ; 0.620 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|dataf ; -; 6.247 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y147_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~792|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1569: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[27] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.420 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N16 ; High Speed ; vx_d_e_reg|PC_next_out[27] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.420 ; 0.015 ; ; uTsu ; 1 ; FF_X80_Y155_N16 ; ; vx_d_e_reg|PC_next_out[27] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1570: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 84 ; 0.110 ; 1.300 ; -; Cell ; ; 12 ; 0.404 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.151 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.272 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1571: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 84 ; 0.110 ; 1.275 ; -; Cell ; ; 12 ; 0.400 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.139 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.256 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1572: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 84 ; 0.110 ; 1.300 ; -; Cell ; ; 12 ; 0.404 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.151 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.272 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.272 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1573: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.821 ; 87 ; 0.110 ; 1.372 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.223 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.253 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1574: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.617 ; 80 ; 0.138 ; 0.748 ; -; Cell ; ; 14 ; 0.533 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.267 ; 3.275 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.002 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.140 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.214 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.219 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.424 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.520 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.525 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.182 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.275 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.280 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.028 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|dataf ; -; 6.054 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32|combout ; -; 6.060 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N57 ; High Speed ; vx_fetch|VX_Warp_one|i199~32~la_mlab/laboutb[18] ; -; 6.207 ; 0.147 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|datae ; -; 6.267 ; 0.060 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N0 ; High Speed ; vx_fetch|VX_Warp_one|i199~43|combout ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|d ; -; 6.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N1 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.167 ; ; uTsu ; 1 ; FF_X69_Y159_N1 ; ; vx_fetch|VX_Warp_one|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1575: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N13 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[26]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N13 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[26] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N13 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[26]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N13 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[26] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.022 ; ; uTsu ; 1 ; FF_X72_Y160_N13 ; ; vx_fetch|VX_Warp_zero|real_PC[26] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1576: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N29 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[31]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N29 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N29 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[31]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N29 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[31] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.022 ; ; uTsu ; 1 ; FF_X72_Y160_N29 ; ; vx_fetch|VX_Warp_zero|real_PC[31] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1577: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.701 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.243 ; 0.542 ; RR ; IC ; 1 ; MLABCELL_X96_Y146_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~787|dataf ; -; 6.269 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X96_Y146_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~787|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X96_Y146_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X96_Y146_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X96_Y146_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y146_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.176 ; ; uTsu ; 1 ; FF_X96_Y146_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1578: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.447 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N23 ; High Speed ; vx_d_e_reg|PC_next_out[9]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N23 ; High Speed ; vx_d_e_reg|PC_next_out[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N23 ; High Speed ; vx_d_e_reg|PC_next_out[9]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N23 ; High Speed ; vx_d_e_reg|PC_next_out[9] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.447 ; 0.061 ; ; uTsu ; 1 ; FF_X80_Y156_N23 ; ; vx_d_e_reg|PC_next_out[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1579: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.447 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N13 ; High Speed ; vx_d_e_reg|PC_next_out[6]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N13 ; High Speed ; vx_d_e_reg|PC_next_out[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N13 ; High Speed ; vx_d_e_reg|PC_next_out[6]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N13 ; High Speed ; vx_d_e_reg|PC_next_out[6] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.447 ; 0.061 ; ; uTsu ; 1 ; FF_X80_Y156_N13 ; ; vx_d_e_reg|PC_next_out[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1580: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.447 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N5 ; High Speed ; vx_d_e_reg|PC_next_out[3]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N5 ; High Speed ; vx_d_e_reg|PC_next_out[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N5 ; High Speed ; vx_d_e_reg|PC_next_out[3]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N5 ; High Speed ; vx_d_e_reg|PC_next_out[3] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.447 ; 0.061 ; ; uTsu ; 1 ; FF_X80_Y156_N5 ; ; vx_d_e_reg|PC_next_out[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1581: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N19 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N19 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N19 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N19 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.022 ; ; uTsu ; 1 ; FF_X72_Y160_N19 ; ; vx_fetch|VX_Warp_zero|real_PC[28]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1582: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.059 ; -; Data Required Time ; 5.402 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.067 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.547 ; 83 ; 0.170 ; 0.829 ; -; Cell ; ; 10 ; 0.393 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.059 ; 3.067 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.947 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.117 ; 0.170 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.201 ; 0.084 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.206 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.446 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.451 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.134 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.225 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.230 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.059 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.059 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.402 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1583: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[9] ; -; To Node ; vx_e_m_reg|alu_result[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.158 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.211 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.320 ; 79 ; 0.000 ; 2.320 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.480 ; 77 ; 0.130 ; 0.774 ; -; Cell ; ; 16 ; 0.497 ; 15 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.234 ; 7 ; 0.234 ; 0.234 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.947 ; 2.947 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.947 ; 2.320 ; RR ; IC ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]|clk ; -; 2.947 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9] ; -; 6.158 ; 3.211 ; ; ; ; ; ; data path ; -; 3.181 ; 0.234 ; RR ; uTco ; 1 ; FF_X79_Y156_N34 ; ; vx_d_e_reg|a_reg_data[9]|q ; -; 3.245 ; 0.064 ; RR ; CELL ; 15 ; FF_X79_Y156_N34 ; High Speed ; vx_d_e_reg|a_reg_data[9]~la_lab/laboutb[2] ; -; 4.019 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30|datae ; -; 4.092 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30|combout ; -; 4.098 ; 0.006 ; RR ; CELL ; 3 ; MLABCELL_X74_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~30~la_mlab/laboutt[13] ; -; 4.234 ; 0.136 ; RR ; IC ; 1 ; MLABCELL_X74_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~32|datad ; -; 4.323 ; 0.089 ; RF ; CELL ; 1 ; MLABCELL_X74_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~32|combout ; -; 4.329 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X74_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~32~la_mlab/laboutt[1] ; -; 4.460 ; 0.131 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|dataf ; -; 4.488 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.492 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.709 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.784 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.788 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.221 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.248 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.254 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.384 ; 0.130 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|dataf ; -; 5.411 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41|combout ; -; 5.416 ; 0.005 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~41~la_mlab/laboutb[0] ; -; 6.075 ; 0.659 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|datac ; -; 6.158 ; 0.083 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|combout ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|d ; -; 6.158 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N31 ; ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1584: Setup slack is -0.657 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.657 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.481 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.508 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.513 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.220 ; 0.707 ; RR ; IC ; 1 ; MLABCELL_X98_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~902|dataf ; -; 6.248 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X98_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~902|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X98_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y164_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y164_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1585: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.637 ; 81 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.486 ; 15 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.242 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.070 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.196 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.317 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.343 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.348 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.068 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.146 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.152 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.436 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.462 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.468 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.180 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.242 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1586: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.204 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.206 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.582 ; 81 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.502 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.204 ; 3.206 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.818 ; 0.654 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datac ; -; 3.902 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.906 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.050 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.130 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.135 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.262 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.383 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.510 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.538 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.542 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.176 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.204 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.204 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.204 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1587: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.205 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.207 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.583 ; 81 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.502 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.205 ; 3.207 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.818 ; 0.654 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datac ; -; 3.902 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.906 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.050 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.130 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.135 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.262 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.383 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.510 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.538 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.542 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.177 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.205 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.205 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.205 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1588: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[24] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.205 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.060 ; ; ; ; ; ; -; Data Delay ; 3.228 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.350 ; 79 ; 0.000 ; 2.350 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.633 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.472 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.977 ; 2.977 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.977 ; 2.350 ; RR ; IC ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]|clk ; -; 2.977 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24] ; -; 6.205 ; 3.228 ; ; ; ; ; ; data path ; -; 3.100 ; 0.123 ; RR ; uTco ; 1 ; FF_X91_Y153_N23 ; ; vx_f_d_reg|instruction[24]|q ; -; 3.189 ; 0.089 ; RR ; CELL ; 138 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]~la_lab/laboutt[15] ; -; 3.767 ; 0.578 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|dataf ; -; 3.794 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.799 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 3.991 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.077 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.082 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.287 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.383 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.510 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.538 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.542 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.177 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.205 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.205 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.205 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1589: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[24] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.204 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.060 ; ; ; ; ; ; -; Data Delay ; 3.227 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.350 ; 79 ; 0.000 ; 2.350 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.632 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.472 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.977 ; 2.977 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.977 ; 2.350 ; RR ; IC ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]|clk ; -; 2.977 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24] ; -; 6.204 ; 3.227 ; ; ; ; ; ; data path ; -; 3.100 ; 0.123 ; RR ; uTco ; 1 ; FF_X91_Y153_N23 ; ; vx_f_d_reg|instruction[24]|q ; -; 3.189 ; 0.089 ; RR ; CELL ; 138 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]~la_lab/laboutt[15] ; -; 3.767 ; 0.578 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|dataf ; -; 3.794 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.799 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 3.991 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.077 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.082 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.287 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.383 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.510 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.538 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.542 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.176 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.204 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.204 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.204 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1590: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.113 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.115 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.673 ; 86 ; 0.108 ; 0.787 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.113 ; 3.115 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.734 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.761 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.767 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.113 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|sload ; -; 6.113 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[4] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.014 ; ; uTsu ; 1 ; FF_X73_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1591: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.278 ; -; Data Required Time ; 5.622 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.280 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.871 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.278 ; 3.280 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.501 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.532 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.536 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.251 ; 0.715 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1017|dataf ; -; 6.278 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1017|combout ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25]|d ; -; 6.278 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.622 ; 0.181 ; ; uTsu ; 1 ; FF_X107_Y149_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1592: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.848 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.375 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.404 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.408 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.226 ; 0.818 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|dataf ; -; 6.255 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1593: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.757 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.393 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.443 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.475 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.177 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|datac ; -; 6.269 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1594: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.748 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.384 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.460 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.464 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.230 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.257 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1595: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.161 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.125 ; ; ; ; ; ; -; Data Delay ; 3.163 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.646 ; 84 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.396 ; 13 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.161 ; 3.163 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.232 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.315 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.320 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.439 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.512 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.516 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.304 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.331 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.336 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.088 ; 0.752 ; RR ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datae ; -; 6.161 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.161 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.161 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1596: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|b_reg_data[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.204 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.206 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.618 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.467 ; 15 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.204 ; 3.206 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.751 ; FF ; IC ; 1 ; LABCELL_X79_Y151_N6 ; High Speed ; vx_d_e_reg|i385~6|dataa ; -; 6.204 ; 0.127 ; FR ; CELL ; 1 ; LABCELL_X79_Y151_N6 ; High Speed ; vx_d_e_reg|i385~6|combout ; -; 6.204 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|d ; -; 6.204 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1597: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.351 ; 11 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.287 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.317 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.321 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.174 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.260 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1598: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.775 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.404 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.431 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.436 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.210 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.237 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1599: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.210 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.212 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.775 ; 86 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.210 ; 3.212 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.182 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.210 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|d ; -; 6.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N16 ; High Speed ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N16 ; ; vx_d_e_reg|b_reg_data[24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1600: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.421 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N14 ; High Speed ; vx_d_e_reg|PC_next_out[26] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.421 ; 0.016 ; ; uTsu ; 1 ; FF_X80_Y155_N14 ; ; vx_d_e_reg|PC_next_out[26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1601: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_f_d_reg|curr_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.121 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.123 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.726 ; 87 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.275 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.121 ; 3.123 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.457 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.791 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.819 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.824 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.121 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|ena ; -; 6.121 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N38 ; High Speed ; vx_f_d_reg|curr_PC[7] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N38 ; ; vx_f_d_reg|curr_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1602: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_f_d_reg|curr_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.121 ; -; Data Required Time ; 5.465 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.123 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.726 ; 87 ; 0.119 ; 1.297 ; -; Cell ; ; 10 ; 0.275 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.121 ; 3.123 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.229 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.255 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.260 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.379 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.452 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.457 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.791 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.819 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.824 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.121 ; 1.297 ; FF ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|ena ; -; 6.121 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.465 ; 0.028 ; ; uTsu ; 1 ; FF_X71_Y158_N32 ; ; vx_f_d_reg|curr_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1603: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.210 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.218 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.520 ; 78 ; 0.118 ; 0.940 ; -; Cell ; ; 12 ; 0.572 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.210 ; 3.218 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.180 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.210 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1604: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.481 ; 15 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.262 ; 3.270 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.227 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.982 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.009 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.015 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.186 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.262 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1605: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.265 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.604 ; 80 ; 0.123 ; 0.760 ; -; Cell ; ; 14 ; 0.542 ; 17 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.265 ; 3.267 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.048 ; 0.760 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.077 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.083 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.206 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.265 ; 0.059 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1606: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.466 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N11 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[25]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N11 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N11 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[25]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N11 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[25] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.466 ; 0.023 ; ; uTsu ; 1 ; FF_X72_Y160_N11 ; ; vx_fetch|VX_Warp_zero|real_PC[25] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1607: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[27] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.466 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N17 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[27] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.466 ; 0.023 ; ; uTsu ; 1 ; FF_X72_Y160_N17 ; ; vx_fetch|VX_Warp_zero|real_PC[27] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1608: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[29] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.466 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N23 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[29]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N23 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[29] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N23 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[29]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N23 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[29] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.466 ; 0.023 ; ; uTsu ; 1 ; FF_X72_Y160_N23 ; ; vx_fetch|VX_Warp_zero|real_PC[29] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1609: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.554 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.242 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~722|dataf ; -; 6.269 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~722|combout ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18]|d ; -; 6.269 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.167 ; ; uTsu ; 1 ; FF_X104_Y146_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1610: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.122 ; -; Data Required Time ; 5.466 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.124 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 84 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.383 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.122 ; 3.124 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.877 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.904 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.910 ; 0.006 ; FF ; CELL ; 12 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[16] ; -; 6.122 ; 0.212 ; FF ; IC ; 1 ; FF_X72_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[24]|sload ; -; 6.122 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X72_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[24]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[24] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.466 ; 0.023 ; ; uTsu ; 1 ; FF_X72_Y160_N7 ; ; vx_fetch|VX_Warp_zero|real_PC[24] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1611: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.448 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N43 ; High Speed ; vx_d_e_reg|PC_next_out[16]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N43 ; High Speed ; vx_d_e_reg|PC_next_out[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N43 ; High Speed ; vx_d_e_reg|PC_next_out[16]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N43 ; High Speed ; vx_d_e_reg|PC_next_out[16] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.448 ; 0.062 ; ; uTsu ; 1 ; FF_X80_Y156_N43 ; ; vx_d_e_reg|PC_next_out[16] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1612: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.241 ; 0.673 ; RR ; IC ; 1 ; LABCELL_X104_Y148_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1010|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y148_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1010|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y148_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y148_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y148_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y148_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.166 ; ; uTsu ; 1 ; FF_X104_Y148_N14 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1613: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.796 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.227 ; 0.630 ; RR ; IC ; 1 ; MLABCELL_X94_Y145_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~984|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y145_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~984|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y145_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y145_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X94_Y145_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y145_N56 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.164 ; ; uTsu ; 1 ; FF_X94_Y145_N56 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][24] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1614: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.074 ; -; Data Required Time ; 5.418 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.079 ; ; ; ; ; ; -; Data Delay ; 3.076 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.507 ; 82 ; 0.192 ; 0.786 ; -; Cell ; ; 10 ; 0.448 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.074 ; 3.076 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.074 ; 0.786 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.074 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.418 ; 0.029 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1615: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.059 ; -; Data Required Time ; 5.403 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.067 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.547 ; 83 ; 0.170 ; 0.829 ; -; Cell ; ; 10 ; 0.393 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.059 ; 3.067 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.947 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.117 ; 0.170 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.201 ; 0.084 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.206 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.446 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.451 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.134 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.225 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.230 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.059 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.059 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.403 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1616: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.074 ; -; Data Required Time ; 5.418 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.079 ; ; ; ; ; ; -; Data Delay ; 3.076 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.507 ; 82 ; 0.192 ; 0.786 ; -; Cell ; ; 10 ; 0.448 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.074 ; 3.076 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.074 ; 0.786 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.074 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.418 ; 0.029 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1617: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.340 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.542 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.215 ; 0.673 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~966|dataf ; -; 6.242 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~966|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.160 ; ; uTsu ; 1 ; FF_X97_Y164_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1618: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.668 ; 82 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.455 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.494 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.150 ; 0.656 ; RR ; IC ; 1 ; MLABCELL_X94_Y165_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~936|datac ; -; 6.242 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X94_Y165_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~936|combout ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8]|d ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X94_Y165_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y165_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.167 ; ; uTsu ; 1 ; FF_X94_Y165_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1619: Setup slack is -0.656 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.656 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.491 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.495 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.222 ; 0.727 ; RR ; IC ; 1 ; MLABCELL_X90_Y143_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~892|dataf ; -; 6.248 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y143_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~892|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y143_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y143_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X90_Y143_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y143_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.176 ; ; uTsu ; 1 ; FF_X90_Y143_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1620: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.202 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.204 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.580 ; 81 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.502 ; 16 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.202 ; 3.204 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.818 ; 0.654 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datac ; -; 3.902 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.906 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.050 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.130 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.135 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.262 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.383 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.510 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.538 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.542 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.174 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.202 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.202 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.202 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1621: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[24] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.202 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.060 ; ; ; ; ; ; -; Data Delay ; 3.225 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.350 ; 79 ; 0.000 ; 2.350 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.630 ; 82 ; 0.192 ; 0.657 ; -; Cell ; ; 14 ; 0.472 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.977 ; 2.977 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.977 ; 2.350 ; RR ; IC ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]|clk ; -; 2.977 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24] ; -; 6.202 ; 3.225 ; ; ; ; ; ; data path ; -; 3.100 ; 0.123 ; RR ; uTco ; 1 ; FF_X91_Y153_N23 ; ; vx_f_d_reg|instruction[24]|q ; -; 3.189 ; 0.089 ; RR ; CELL ; 138 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]~la_lab/laboutt[15] ; -; 3.767 ; 0.578 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|dataf ; -; 3.794 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.799 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 3.991 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.077 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.082 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.287 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.383 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.510 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.538 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.542 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.174 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.202 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.202 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.202 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1622: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.366 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.444 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.449 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[11] ; -; 6.217 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y163_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~613|dataf ; -; 6.244 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y163_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~613|combout ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5]|d ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.162 ; ; uTsu ; 1 ; FF_X99_Y163_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1623: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.169 ; 0.666 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1003|datad ; -; 6.256 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1003|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.163 ; ; uTsu ; 1 ; FF_X107_Y158_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1624: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.503 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.530 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.535 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.227 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1625: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.058 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.165 ; 79 ; 0.000 ; 2.165 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.329 ; 0.454 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|dataf ; -; 5.358 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|combout ; -; 5.362 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29~la_lab/laboutb[14] ; -; 6.206 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|dataf ; -; 6.232 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.440 ; 2.940 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.230 ; 2.165 ; RR ; IC ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|clk ; -; 5.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; 5.440 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.410 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.167 ; ; uTsu ; 1 ; FF_X88_Y164_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1626: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.771 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.449 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.481 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.486 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.210 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.237 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1627: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.437 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.464 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.469 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.219 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.246 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1628: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.166 ; 0.304 ; FF ; IC ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|dataf ; -; 5.195 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|combout ; -; 5.199 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9~la_lab/laboutb[16] ; -; 6.164 ; 0.965 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|datad ; -; 6.255 ; 0.091 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1629: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.328 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.453 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.482 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.488 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.207 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|dataf ; -; 6.234 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1630: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.736 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.405 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.443 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.472 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.477 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.173 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.260 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1631: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.350 ; 11 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.375 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.452 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.456 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.224 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.251 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1632: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.410 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.437 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.443 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.209 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|dataf ; -; 6.236 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~745|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1633: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 87 ; 0.116 ; 1.094 ; -; Cell ; ; 14 ; 0.311 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.467 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.493 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.499 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.231 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|dataf ; -; 6.257 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X92_Y144_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~892|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y144_N41 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.176 ; ; uTsu ; 1 ; FF_X92_Y144_N41 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1634: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.241 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.272 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.239 ; 3.241 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.459 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.464 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.211 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|dataf ; -; 6.239 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~975|combout ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|d ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y164_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1635: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.210 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.212 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.775 ; 86 ; 0.108 ; 0.910 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.210 ; 3.212 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.182 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|dataf ; -; 6.210 ; 0.028 ; FR ; CELL ; 2 ; LABCELL_X79_Y149_N15 ; High Speed ; vx_d_e_reg|i385~75|combout ; -; 6.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|d ; -; 6.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N17 ; High Speed ; vx_d_e_reg|b_reg_data[24] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N17 ; ; vx_d_e_reg|b_reg_data[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1636: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.779 ; 86 ; 0.114 ; 1.228 ; -; Cell ; ; 12 ; 0.345 ; 11 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.124 ; 1.228 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~79|datab ; -; 6.244 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~79|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.168 ; ; uTsu ; 1 ; FF_X92_Y163_N1 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1637: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 84 ; 0.110 ; 1.275 ; -; Cell ; ; 12 ; 0.403 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.139 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.259 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1638: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.770 ; 85 ; 0.116 ; 1.302 ; -; Cell ; ; 12 ; 0.372 ; 11 ; 0.000 ; 0.119 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.810 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.835 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.840 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.142 ; 1.302 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|datab ; -; 6.261 ; 0.119 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~718|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.169 ; ; uTsu ; 1 ; FF_X103_Y161_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[22][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1639: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.619 ; 80 ; 0.123 ; 0.760 ; -; Cell ; ; 14 ; 0.526 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.264 ; 3.272 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.287 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.047 ; 0.760 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.076 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.082 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.205 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.264 ; 0.059 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1640: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.449 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N47 ; High Speed ; vx_d_e_reg|PC_next_out[17]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N47 ; High Speed ; vx_d_e_reg|PC_next_out[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N47 ; High Speed ; vx_d_e_reg|PC_next_out[17]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N47 ; High Speed ; vx_d_e_reg|PC_next_out[17] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.449 ; 0.063 ; ; uTsu ; 1 ; FF_X80_Y156_N47 ; ; vx_d_e_reg|PC_next_out[17] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1641: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.778 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.228 ; 0.705 ; FF ; IC ; 1 ; LABCELL_X102_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~738|dataf ; -; 6.256 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X102_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~738|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X102_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y160_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1642: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.273 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.748 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.273 ; 3.275 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.398 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.427 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.432 ; 0.005 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[7] ; -; 6.180 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X103_Y145_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~658|datac ; -; 6.273 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X103_Y145_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~658|combout ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18]|d ; -; 6.273 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X103_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y145_N52 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y145_N52 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1643: Setup slack is -0.655 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.655 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.408 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.488 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.492 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.229 ; 0.737 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~842|dataf ; -; 6.255 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X107_Y157_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~842|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y157_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1644: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[1] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.537 ; 78 ; 0.118 ; 0.708 ; -; Cell ; ; 14 ; 0.596 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N10 ; ; vx_d_e_reg|rd[1]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]~la_lab/laboutt[6] ; -; 3.760 ; 0.596 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|datad ; -; 3.849 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.855 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.007 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.137 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.142 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.260 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.371 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.376 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.059 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.150 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.156 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.864 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.892 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.898 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.178 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.253 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1645: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.482 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.482 ; 0.035 ; ; uTsu ; 1 ; FF_X71_Y161_N5 ; ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1646: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.482 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.482 ; 0.035 ; ; uTsu ; 1 ; FF_X71_Y161_N4 ; ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1647: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.482 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.482 ; 0.035 ; ; uTsu ; 1 ; FF_X71_Y161_N10 ; ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1648: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.208 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.076 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.147 ; 79 ; 0.000 ; 2.147 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.208 ; 3.210 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.345 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.375 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.379 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.181 ; 0.802 ; RR ; IC ; 1 ; LABCELL_X83_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~488|dataf ; -; 6.208 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X83_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~488|combout ; -; 6.208 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8]|d ; -; 6.208 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.422 ; 2.922 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.212 ; 2.147 ; RR ; IC ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8]|clk ; -; 5.212 ; 0.000 ; RR ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -; 5.422 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.392 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.162 ; ; uTsu ; 1 ; FF_X83_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1649: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.834 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.214 ; 0.703 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~687|dataf ; -; 6.242 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~687|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.167 ; ; uTsu ; 1 ; FF_X92_Y163_N13 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1650: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.733 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.451 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.455 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.212 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X95_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~870|dataf ; -; 6.240 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X95_Y163_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~870|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y163_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.163 ; ; uTsu ; 1 ; FF_X95_Y163_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1651: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.208 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.773 ; 86 ; 0.108 ; 0.908 ; -; Cell ; ; 12 ; 0.315 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.208 ; 3.210 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.180 ; 0.908 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|dataf ; -; 6.208 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N21 ; High Speed ; vx_d_e_reg|i385~60|combout ; -; 6.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|d ; -; 6.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N22 ; High Speed ; vx_d_e_reg|b_reg_data[19] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N22 ; ; vx_d_e_reg|b_reg_data[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1652: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.209 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.217 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.689 ; 84 ; 0.128 ; 0.944 ; -; Cell ; ; 12 ; 0.403 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.209 ; 3.217 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.236 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.180 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.209 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1653: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.209 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.217 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.688 ; 84 ; 0.128 ; 0.943 ; -; Cell ; ; 12 ; 0.404 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.209 ; 3.217 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.236 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.179 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.209 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1654: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.664 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.481 ; 15 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.262 ; 3.270 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.227 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.982 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 6.009 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.015 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.186 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.262 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|d ; -; 6.262 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y159_N49 ; ; vx_fetch|VX_Warp_three|real_PC[9]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1655: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.749 ; 84 ; 0.110 ; 1.300 ; -; Cell ; ; 12 ; 0.401 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.151 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|datab ; -; 6.269 ; 0.118 ; FR ; CELL ; 1 ; MLABCELL_X103_Y160_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~578|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N46 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N46 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1656: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|PC_next_out[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.056 ; -; Data Required Time ; 5.402 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.064 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.567 ; 84 ; 0.115 ; 0.829 ; -; Cell ; ; 10 ; 0.372 ; 12 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.056 ; 3.064 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.227 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.056 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|sclr ; -; 6.056 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N23 ; High Speed ; vx_d_e_reg|PC_next_out[0] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.402 ; 0.013 ; ; uTsu ; 1 ; FF_X81_Y155_N23 ; ; vx_d_e_reg|PC_next_out[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1657: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[7] ; -; To Node ; vx_e_m_reg|alu_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.013 ; ; ; ; ; ; -; Data Delay ; 3.275 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.366 ; 79 ; 0.000 ; 2.366 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.703 ; 83 ; 0.113 ; 1.025 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.993 ; 2.993 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.993 ; 2.366 ; RR ; IC ; 1 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7]|clk ; -; 2.993 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7] ; -; 6.268 ; 3.275 ; ; ; ; ; ; data path ; -; 3.116 ; 0.123 ; RR ; uTco ; 1 ; FF_X51_Y160_N17 ; ; vx_csr_handler|decode_csr_address[7]|q ; -; 3.212 ; 0.096 ; RR ; CELL ; 224 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7]~la_lab/laboutt[11] ; -; 4.237 ; 1.025 ; RR ; IC ; 1 ; MLABCELL_X39_Y145_N3 ; High Speed ; vx_csr_handler|Mux_3~174|datac ; -; 4.330 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X39_Y145_N3 ; High Speed ; vx_csr_handler|Mux_3~174|combout ; -; 4.336 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X39_Y145_N3 ; High Speed ; vx_csr_handler|Mux_3~174~la_mlab/laboutt[3] ; -; 4.481 ; 0.145 ; RR ; IC ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|datae ; -; 4.556 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|combout ; -; 4.561 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190~la_lab/laboutb[9] ; -; 5.077 ; 0.516 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|dataf ; -; 5.103 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.107 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.234 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.317 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.321 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.098 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.124 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.129 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.242 ; 0.113 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|dataf ; -; 6.268 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N24 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~36|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N25 ; High Speed ; vx_e_m_reg|alu_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.164 ; ; uTsu ; 1 ; FF_X58_Y153_N25 ; ; vx_e_m_reg|alu_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1658: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.450 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N59 ; High Speed ; vx_d_e_reg|PC_next_out[21]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N59 ; High Speed ; vx_d_e_reg|PC_next_out[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N59 ; High Speed ; vx_d_e_reg|PC_next_out[21]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N59 ; High Speed ; vx_d_e_reg|PC_next_out[21] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.450 ; 0.064 ; ; uTsu ; 1 ; FF_X80_Y156_N59 ; ; vx_d_e_reg|PC_next_out[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1659: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.266 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.268 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.266 ; 3.268 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.400 ; 0.483 ; RR ; IC ; 1 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|dataf ; -; 5.428 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16|combout ; -; 5.432 ; 0.004 ; FF ; CELL ; 14 ; LABCELL_X97_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~16~la_lab/laboutb[6] ; -; 6.237 ; 0.805 ; FF ; IC ; 1 ; MLABCELL_X96_Y163_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~517|dataf ; -; 6.266 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X96_Y163_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~517|combout ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y163_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5]|d ; -; 6.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y163_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X96_Y163_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y163_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.182 ; ; uTsu ; 1 ; FF_X96_Y163_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[16][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1660: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.450 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N55 ; High Speed ; vx_d_e_reg|PC_next_out[20]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N55 ; High Speed ; vx_d_e_reg|PC_next_out[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N55 ; High Speed ; vx_d_e_reg|PC_next_out[20]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N55 ; High Speed ; vx_d_e_reg|PC_next_out[20] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.450 ; 0.064 ; ; uTsu ; 1 ; FF_X80_Y156_N55 ; ; vx_d_e_reg|PC_next_out[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1661: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.450 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N53 ; High Speed ; vx_d_e_reg|PC_next_out[19]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N53 ; High Speed ; vx_d_e_reg|PC_next_out[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N53 ; High Speed ; vx_d_e_reg|PC_next_out[19]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N53 ; High Speed ; vx_d_e_reg|PC_next_out[19] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.450 ; 0.064 ; ; uTsu ; 1 ; FF_X80_Y156_N53 ; ; vx_d_e_reg|PC_next_out[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1662: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.450 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N41 ; High Speed ; vx_d_e_reg|PC_next_out[15]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N41 ; High Speed ; vx_d_e_reg|PC_next_out[15] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N41 ; High Speed ; vx_d_e_reg|PC_next_out[15]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N41 ; High Speed ; vx_d_e_reg|PC_next_out[15] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.450 ; 0.064 ; ; uTsu ; 1 ; FF_X80_Y156_N41 ; ; vx_d_e_reg|PC_next_out[15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1663: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|PC_next_out[13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.104 ; -; Data Required Time ; 5.450 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.106 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.635 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 10 ; 0.350 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.104 ; 3.106 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.689 ; FF ; IC ; 1 ; FF_X80_Y156_N35 ; High Speed ; vx_d_e_reg|PC_next_out[13]|sclr ; -; 6.104 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y156_N35 ; High Speed ; vx_d_e_reg|PC_next_out[13] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X80_Y156_N35 ; High Speed ; vx_d_e_reg|PC_next_out[13]|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y156_N35 ; High Speed ; vx_d_e_reg|PC_next_out[13] ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.450 ; 0.064 ; ; uTsu ; 1 ; FF_X80_Y156_N35 ; ; vx_d_e_reg|PC_next_out[13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1664: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.289 ; -; Data Required Time ; 5.635 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.091 ; ; ; ; ; ; -; Data Delay ; 2.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.312 ; 76 ; 0.000 ; 2.312 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.859 ; 83 ; 0.392 ; 0.786 ; -; Cell ; ; 8 ; 0.243 ; 11 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.132 ; 6 ; 0.132 ; 0.132 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.055 ; 3.055 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.055 ; 2.312 ; FF ; IC ; 1 ; FF_X90_Y148_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19]|clk ; -; 4.055 ; 0.000 ; FR ; CELL ; 1 ; FF_X90_Y148_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19] ; -; 6.289 ; 2.234 ; ; ; ; ; ; data path ; -; 4.187 ; 0.132 ; FF ; uTco ; 1 ; FF_X90_Y148_N56 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19]|q ; -; 4.230 ; 0.043 ; FF ; CELL ; 1 ; FF_X90_Y148_N56 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[19]~la_mlab/laboutb[17] ; -; 4.911 ; 0.681 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|datad ; -; 4.989 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 4.994 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.780 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.806 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.811 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.203 ; 0.392 ; FF ; IC ; 1 ; MLABCELL_X74_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_one|i199~14|datae ; -; 6.289 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X74_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_one|i199~14|combout ; -; 6.289 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19]|d ; -; 6.289 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.635 ; 0.201 ; ; uTsu ; 1 ; FF_X74_Y159_N40 ; ; vx_fetch|VX_Warp_one|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1665: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.288 ; -; Data Required Time ; 5.634 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.095 ; ; ; ; ; ; -; Data Delay ; 2.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.316 ; 76 ; 0.000 ; 2.316 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.864 ; 84 ; 0.370 ; 0.786 ; -; Cell ; ; 8 ; 0.226 ; 10 ; 0.000 ; 0.069 ; -; uTco ; ; 1 ; 0.139 ; 6 ; 0.139 ; 0.139 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.059 ; 3.059 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.059 ; 2.316 ; FF ; IC ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]|clk ; -; 4.059 ; 0.000 ; FR ; CELL ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19] ; -; 6.288 ; 2.229 ; ; ; ; ; ; data path ; -; 4.198 ; 0.139 ; FF ; uTco ; 1 ; FF_X90_Y146_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]|q ; -; 4.267 ; 0.069 ; FF ; CELL ; 1 ; FF_X90_Y146_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|out_src1_data[19]~la_mlab/laboutt[15] ; -; 4.975 ; 0.708 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|datae ; -; 5.037 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 5.042 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.828 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.854 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.859 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.229 ; 0.370 ; FF ; IC ; 1 ; MLABCELL_X74_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~16|datae ; -; 6.288 ; 0.059 ; FF ; CELL ; 1 ; MLABCELL_X74_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_three|i199~16|combout ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[19]|d ; -; 6.288 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X74_Y159_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[19]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y159_N14 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[19] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.634 ; 0.200 ; ; uTsu ; 1 ; FF_X74_Y159_N14 ; ; vx_fetch|VX_Warp_three|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1666: Setup slack is -0.654 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[14] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[14] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.295 ; -; Data Required Time ; 5.641 ; -; Slack ; -0.654 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.095 ; ; ; ; ; ; -; Data Delay ; 2.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.317 ; 76 ; 0.000 ; 2.317 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.845 ; 83 ; 0.366 ; 0.887 ; -; Cell ; ; 8 ; 0.257 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.060 ; 3.060 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.060 ; 2.317 ; FF ; IC ; 1 ; FF_X98_Y162_N8 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[14]|clk ; -; 4.060 ; 0.000 ; FR ; CELL ; 1 ; FF_X98_Y162_N8 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[14] ; -; 6.295 ; 2.235 ; ; ; ; ; ; data path ; -; 4.193 ; 0.133 ; FF ; uTco ; 1 ; FF_X98_Y162_N8 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[14]|q ; -; 4.236 ; 0.043 ; FF ; CELL ; 1 ; FF_X98_Y162_N8 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[14]~la_mlab/laboutt[5] ; -; 5.123 ; 0.887 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N51 ; High Speed ; vx_decode|out_a_reg_data[0]~33|datad ; -; 5.208 ; 0.085 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N51 ; High Speed ; vx_decode|out_a_reg_data[0]~33|combout ; -; 5.212 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N51 ; High Speed ; vx_decode|out_a_reg_data[0]~33~la_lab/laboutb[14] ; -; 5.804 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N51 ; High Speed ; vx_decode|out_a_reg_data[0]~34|dataf ; -; 5.832 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X75_Y154_N51 ; High Speed ; vx_decode|out_a_reg_data[0]~34|combout ; -; 5.837 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X75_Y154_N51 ; High Speed ; vx_decode|out_a_reg_data[0]~34~la_lab/laboutb[15] ; -; 6.203 ; 0.366 ; FF ; IC ; 1 ; MLABCELL_X74_Y160_N42 ; High Speed ; vx_fetch|VX_Warp_one|i199~9|datad ; -; 6.295 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X74_Y160_N42 ; High Speed ; vx_fetch|VX_Warp_one|i199~9|combout ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N43 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[14]|d ; -; 6.295 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N43 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X74_Y160_N43 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[14]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y160_N43 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[14] ; -; 5.465 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.641 ; 0.206 ; ; uTsu ; 1 ; FF_X74_Y160_N43 ; ; vx_fetch|VX_Warp_one|real_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1667: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.201 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.209 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.681 ; 84 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.403 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.201 ; 3.209 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.895 ; 0.710 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.018 ; 0.123 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.024 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.160 ; 0.136 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataf ; -; 4.185 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.191 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.306 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.332 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.337 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.057 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.135 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.141 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.507 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.535 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.539 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.173 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.201 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1668: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.202 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.682 ; 84 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.403 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.202 ; 3.210 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.895 ; 0.710 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.018 ; 0.123 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.024 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.160 ; 0.136 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataf ; -; 4.185 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.191 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.306 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.332 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.337 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.057 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.135 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.141 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.507 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.535 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.539 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.174 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.202 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.202 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.202 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1669: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.483 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.483 ; 0.036 ; ; uTsu ; 1 ; FF_X71_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1670: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.483 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.483 ; 0.036 ; ; uTsu ; 1 ; FF_X71_Y161_N44 ; ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1671: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.483 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.483 ; 0.036 ; ; uTsu ; 1 ; FF_X71_Y161_N32 ; ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1672: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.136 ; -; Data Required Time ; 5.483 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.138 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.698 ; 86 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.136 ; 3.138 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.330 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.782 ; 0.452 ; RR ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.807 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.813 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.136 ; 0.323 ; RR ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|sload ; -; 6.136 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.483 ; 0.036 ; ; uTsu ; 1 ; FF_X71_Y161_N14 ; ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1673: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.113 ; -; Data Required Time ; 5.460 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.115 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.673 ; 86 ; 0.108 ; 0.787 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.113 ; 3.115 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.734 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.761 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.767 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.113 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|sload ; -; 6.113 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N46 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.460 ; 0.017 ; ; uTsu ; 1 ; FF_X73_Y161_N46 ; ; vx_fetch|VX_Warp_zero|real_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1674: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.852 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.230 ; 0.665 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|dataf ; -; 6.258 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|combout ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE|d ; -; 6.258 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y150_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1675: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.831 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.284 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.454 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.481 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.207 ; 0.722 ; RR ; IC ; 1 ; MLABCELL_X92_Y160_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~561|dataf ; -; 6.235 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y160_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~561|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17]|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.162 ; ; uTsu ; 1 ; FF_X92_Y160_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1676: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.727 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.474 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.501 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.154 ; 0.648 ; RR ; IC ; 1 ; LABCELL_X93_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~845|datac ; -; 6.236 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X93_Y160_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~845|combout ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13]|d ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y160_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.162 ; ; uTsu ; 1 ; FF_X93_Y160_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][13] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1677: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.809 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.501 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.528 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.533 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.225 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|dataf ; -; 6.252 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1678: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.404 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.431 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.437 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.235 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|dataf ; -; 6.263 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~914|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.164 ; ; uTsu ; 1 ; FF_X104_Y146_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1679: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.462 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.466 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.236 ; 0.770 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|dataf ; -; 6.264 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X104_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~690|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1680: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.730 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.521 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.166 ; 0.645 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|datad ; -; 6.253 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~971|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1681: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.624 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.220 ; 0.596 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|dataf ; -; 6.247 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~799|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N26 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X98_Y143_N26 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1682: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.787 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.443 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.472 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.477 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.224 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|dataf ; -; 6.251 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y142_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~726|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y142_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y142_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1683: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.378 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.380 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.407 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.412 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.160 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.252 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y163_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1684: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.815 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.315 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.409 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.436 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.442 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.221 ; 0.779 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|dataf ; -; 6.249 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1023|combout ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|d ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1685: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.786 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.079 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.429 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.458 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.463 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.169 ; 0.706 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.248 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1686: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_d_e_reg|b_reg_data[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.206 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.208 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.770 ; 86 ; 0.108 ; 0.905 ; -; Cell ; ; 12 ; 0.316 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.206 ; 3.208 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.177 ; 0.905 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|dataf ; -; 6.206 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N24 ; High Speed ; vx_d_e_reg|i385~96|combout ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|d ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N25 ; High Speed ; vx_d_e_reg|b_reg_data[31] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N25 ; ; vx_d_e_reg|b_reg_data[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1687: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|PC_next_out[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.056 ; -; Data Required Time ; 5.403 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.073 ; ; ; ; ; ; -; Data Delay ; 3.064 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.567 ; 84 ; 0.115 ; 0.829 ; -; Cell ; ; 10 ; 0.372 ; 12 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.056 ; 3.064 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.227 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.056 ; 0.829 ; FF ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|sclr ; -; 6.056 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.419 ; 2.919 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N55 ; High Speed ; vx_d_e_reg|PC_next_out[1] ; -; 5.419 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.389 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.403 ; 0.014 ; ; uTsu ; 1 ; FF_X81_Y155_N55 ; ; vx_d_e_reg|PC_next_out[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1688: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.725 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.407 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.436 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.156 ; 0.716 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|datad ; -; 6.248 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1689: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.744 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.175 ; 0.578 ; RR ; IC ; 1 ; LABCELL_X102_Y147_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~981|datad ; -; 6.255 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X102_Y147_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~981|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y147_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y147_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y147_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y147_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y147_N13 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][21] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1690: Setup slack is -0.653 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|warp_num[1]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.206 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.653 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.208 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.644 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.443 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.206 ; 3.208 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.113 ; 0.698 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N27 ; High Speed ; vx_d_e_reg|i602~1|datac ; -; 6.206 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X80_Y153_N27 ; High Speed ; vx_d_e_reg|i602~1|combout ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N28 ; High Speed ; vx_d_e_reg|warp_num[1]~DUPLICATE|d ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N28 ; High Speed ; vx_d_e_reg|warp_num[1]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X80_Y153_N28 ; High Speed ; vx_d_e_reg|warp_num[1]~DUPLICATE|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N28 ; High Speed ; vx_d_e_reg|warp_num[1]~DUPLICATE ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.165 ; ; uTsu ; 1 ; FF_X80_Y153_N28 ; ; vx_d_e_reg|warp_num[1]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1691: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.704 ; 83 ; 0.125 ; 0.708 ; -; Cell ; ; 14 ; 0.428 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.251 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.734 ; 0.552 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|dataf ; -; 3.762 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.767 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.892 ; 0.125 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.918 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.923 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.279 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.369 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.374 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.057 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.148 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.154 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.862 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.890 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.896 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.176 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.251 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1692: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.199 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.207 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.679 ; 84 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.403 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.199 ; 3.207 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.895 ; 0.710 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.018 ; 0.123 ; FR ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.024 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.160 ; 0.136 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataf ; -; 4.185 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.191 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.306 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.332 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.337 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.057 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.135 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.141 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.507 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.535 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.539 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.171 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.199 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.199 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.199 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1693: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.241 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.630 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.490 ; 15 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.239 ; 3.241 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.064 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.170 ; 0.106 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.176 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.291 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.317 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.322 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.085 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.163 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.169 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.445 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.471 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.165 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.239 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1694: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.640 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.495 ; 15 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.064 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.170 ; 0.106 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.176 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.291 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.317 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.322 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.085 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.163 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.169 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.883 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.913 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.919 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.179 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.254 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1695: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.547 ; 78 ; 0.116 ; 0.686 ; -; Cell ; ; 14 ; 0.575 ; 18 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.239 ; 3.247 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.501 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.527 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.533 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.132 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.239 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1696: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.113 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.115 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.673 ; 86 ; 0.108 ; 0.787 ; -; Cell ; ; 12 ; 0.320 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.113 ; 3.115 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.181 ; 0.061 ; RR ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.400 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.480 ; 0.080 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.485 ; 0.005 ; FF ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.272 ; 0.787 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.299 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.304 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.412 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.485 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.489 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.240 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.266 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.272 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.734 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.761 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.767 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.113 ; 0.346 ; FF ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|sload ; -; 6.113 ; 0.000 ; FF ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X73_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[10] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.018 ; ; uTsu ; 1 ; FF_X73_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1697: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.729 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.378 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.458 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.462 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.158 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|datad ; -; 6.251 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|combout ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]|d ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N50 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1698: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.486 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.518 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.522 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.208 ; 0.686 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~585|dataf ; -; 6.235 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~585|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9]|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.167 ; ; uTsu ; 1 ; FF_X89_Y160_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1699: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.737 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.469 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.496 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.502 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.166 ; 0.664 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~971|datad ; -; 6.252 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~971|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1700: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.762 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.229 ; 3.231 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.446 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.479 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.201 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|dataf ; -; 6.229 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|combout ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|d ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.163 ; ; uTsu ; 1 ; FF_X93_Y162_N53 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1701: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.413 ; 74 ; 0.118 ; 0.683 ; -; Cell ; ; 14 ; 0.708 ; 22 ; 0.000 ; 0.134 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.239 ; 3.247 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.516 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.542 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.548 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.105 ; 0.557 ; RR ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.239 ; 0.134 ; RR ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1702: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.223 ; 0.600 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|dataf ; -; 6.251 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~793|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1703: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.849 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.577 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.605 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.610 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.230 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.257 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1704: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.233 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.233 ; 3.235 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.347 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.427 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.432 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.205 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.233 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.233 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.233 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1705: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[14] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.153 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.205 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.484 ; 78 ; 0.115 ; 0.747 ; -; Cell ; ; 16 ; 0.546 ; 17 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.175 ; 5 ; 0.175 ; 0.175 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14]|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14] ; -; 6.153 ; 3.205 ; ; ; ; ; ; data path ; -; 3.123 ; 0.175 ; FF ; uTco ; 1 ; FF_X79_Y152_N19 ; ; vx_d_e_reg|b_reg_data[14]|q ; -; 3.191 ; 0.068 ; FF ; CELL ; 3 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14]~la_lab/laboutt[12] ; -; 3.866 ; 0.675 ; FF ; IC ; 1 ; LABCELL_X75_Y152_N6 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~10|datad ; -; 3.939 ; 0.073 ; FF ; CELL ; 2 ; LABCELL_X75_Y152_N6 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~10|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X75_Y152_N6 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~10~la_lab/laboutt[5] ; -; 4.100 ; 0.156 ; FF ; IC ; 1 ; MLABCELL_X74_Y152_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~16|datac ; -; 4.187 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X74_Y152_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~16|combout ; -; 4.192 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X74_Y152_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~16~la_mlab/laboutb[12] ; -; 4.393 ; 0.201 ; FF ; IC ; 1 ; MLABCELL_X74_Y151_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~19|datab ; -; 4.514 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X74_Y151_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~19|combout ; -; 4.520 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X74_Y151_N36 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~19~la_mlab/laboutb[5] ; -; 4.635 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datac ; -; 4.718 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.722 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.155 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.182 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.188 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.345 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.373 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.378 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.125 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.153 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.153 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.153 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1706: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.264 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.266 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.832 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.313 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.264 ; 3.266 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.566 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.594 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.600 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[9] ; -; 6.238 ; 0.638 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|dataf ; -; 6.264 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~786|combout ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|d ; -; 6.264 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1707: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.425 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N25 ; High Speed ; vx_d_e_reg|PC_next_out[30] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.425 ; 0.020 ; ; uTsu ; 1 ; FF_X80_Y155_N25 ; ; vx_d_e_reg|PC_next_out[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1708: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.206 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.214 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.685 ; 84 ; 0.128 ; 0.940 ; -; Cell ; ; 12 ; 0.404 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.206 ; 3.214 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.236 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.176 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.206 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1709: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.779 ; 86 ; 0.114 ; 1.228 ; -; Cell ; ; 12 ; 0.342 ; 11 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.124 ; 1.228 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~47|datab ; -; 6.241 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~47|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.168 ; ; uTsu ; 1 ; FF_X92_Y163_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1710: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.881 ; 89 ; 0.127 ; 1.317 ; -; Cell ; ; 12 ; 0.251 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.226 ; 1.317 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~363|dataf ; -; 6.252 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~363|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1711: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.737 ; 84 ; 0.110 ; 1.275 ; -; Cell ; ; 12 ; 0.400 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.139 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.256 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N11 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N11 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1712: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.868 ; 88 ; 0.106 ; 1.378 ; -; Cell ; ; 12 ; 0.260 ; 8 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.216 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.246 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1713: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.615 ; 80 ; 0.128 ; 0.769 ; -; Cell ; ; 14 ; 0.529 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.261 ; 3.269 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 4.150 ; 0.142 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.224 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.229 ; 0.005 ; RR ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.412 ; 0.183 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.469 ; 0.057 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.474 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.157 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.248 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.253 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.022 ; 0.769 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|dataf ; -; 6.051 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34|combout ; -; 6.057 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~34~la_mlab/laboutt[9] ; -; 6.185 ; 0.128 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|datae ; -; 6.261 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y159_N18 ; High Speed ; vx_fetch|VX_Warp_two|i199~45|combout ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|d ; -; 6.261 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N19 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y159_N19 ; ; vx_fetch|VX_Warp_two|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1714: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.727 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.519 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.548 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.553 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.160 ; 0.607 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|datad ; -; 6.247 ; 0.087 ; RR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1715: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.732 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.437 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.517 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.215 ; 0.693 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~751|dataf ; -; 6.242 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y164_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~751|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y164_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y164_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1716: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.267 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.028 ; ; ; ; ; ; -; Data Delay ; 3.269 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.267 ; 3.269 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.568 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.238 ; 0.670 ; RR ; IC ; 1 ; MLABCELL_X109_Y153_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1002|dataf ; -; 6.267 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X109_Y153_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1002|combout ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y153_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10]|d ; -; 6.267 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y153_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.470 ; 2.970 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X109_Y153_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y153_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10] ; -; 5.470 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.440 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.175 ; ; uTsu ; 1 ; FF_X109_Y153_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1717: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.796 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.508 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.539 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.543 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.229 ; 0.686 ; RR ; IC ; 1 ; LABCELL_X108_Y152_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~676|dataf ; -; 6.256 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X108_Y152_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~676|combout ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4]|d ; -; 6.256 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y152_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X108_Y152_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y152_N38 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y152_N38 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1718: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|warp_num[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.206 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.208 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.644 ; 82 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.443 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.206 ; 3.208 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.113 ; 0.698 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N27 ; High Speed ; vx_d_e_reg|i602~1|datac ; -; 6.206 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X80_Y153_N27 ; High Speed ; vx_d_e_reg|i602~1|combout ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N29 ; High Speed ; vx_d_e_reg|warp_num[1]|d ; -; 6.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N29 ; High Speed ; vx_d_e_reg|warp_num[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X80_Y153_N29 ; High Speed ; vx_d_e_reg|warp_num[1]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y153_N29 ; High Speed ; vx_d_e_reg|warp_num[1] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.166 ; ; uTsu ; 1 ; FF_X80_Y153_N29 ; ; vx_d_e_reg|warp_num[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1719: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.736 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.495 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[13] ; -; 6.219 ; 0.724 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~959|dataf ; -; 6.247 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~959|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X98_Y143_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1720: Setup slack is -0.652 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.652 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.461 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.537 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.541 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.232 ; 0.691 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~818|dataf ; -; 6.260 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X103_Y146_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~818|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y146_N50 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1721: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.199 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.201 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.619 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.199 ; 3.201 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.935 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.939 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.055 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.183 ; 0.128 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.189 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.304 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.330 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.335 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.055 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.133 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.139 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.505 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.533 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.537 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.171 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.199 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.199 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.199 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1722: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.200 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.202 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.200 ; 3.202 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.935 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.939 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.055 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.183 ; 0.128 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.189 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.304 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.330 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.335 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.055 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.133 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.139 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.505 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.533 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.537 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.172 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.200 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.200 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.200 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1723: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.655 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.479 ; 15 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.253 ; 3.261 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.942 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.063 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.169 ; 0.106 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.175 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.290 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.316 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.321 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.084 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.162 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.168 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.882 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.912 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.918 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.178 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.253 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1724: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.547 ; 78 ; 0.116 ; 0.686 ; -; Cell ; ; 14 ; 0.574 ; 18 ; 0.000 ; 0.114 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.238 ; 3.246 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.888 ; 0.686 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|dataa ; -; 4.002 ; 0.114 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1|combout ; -; 4.008 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~1~la_mlab/laboutt[9] ; -; 4.124 ; 0.116 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|dataf ; -; 4.150 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.155 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.360 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.456 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.461 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.118 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.211 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.217 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.501 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.527 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.533 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.132 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.238 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1725: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N4 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N4 ; ; vx_fetch|VX_Warp_zero|real_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1726: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N10 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[9] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.014 ; ; uTsu ; 1 ; FF_X71_Y161_N10 ; ; vx_fetch|VX_Warp_zero|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1727: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.847 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.288 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.227 ; 0.716 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~692|dataf ; -; 6.255 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X99_Y145_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~692|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X99_Y145_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1728: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.557 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.222 ; 0.665 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|dataf ; -; 6.250 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N32 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N32 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1729: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.848 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.375 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.404 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.408 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.226 ; 0.818 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|dataf ; -; 6.255 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y150_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1730: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.612 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.805 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.469 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.501 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.506 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[17] ; -; 6.237 ; 0.731 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~786|dataf ; -; 6.263 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X103_Y146_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~786|combout ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18]|d ; -; 6.263 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.612 ; 0.167 ; ; uTsu ; 1 ; FF_X103_Y146_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1731: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.233 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.233 ; 3.235 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.479 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.508 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.514 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.207 ; 0.693 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~655|dataf ; -; 6.233 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~655|combout ; -; 6.233 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15]|d ; -; 6.233 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.164 ; ; uTsu ; 1 ; FF_X94_Y164_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1732: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.224 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.226 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.712 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.224 ; 3.226 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.397 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.473 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.197 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|dataf ; -; 6.224 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|combout ; -; 6.224 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|d ; -; 6.224 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1733: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.302 ; 0.437 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|dataf ; -; 5.331 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|combout ; -; 5.335 ; 0.004 ; RR ; CELL ; 16 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14~la_lab/laboutt[4] ; -; 6.228 ; 0.893 ; RR ; IC ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|dataf ; -; 6.255 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y159_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1734: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.587 ; 80 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.534 ; 16 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.238 ; 3.246 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.500 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.526 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.532 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.131 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.238 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1735: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.269 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.410 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.269 ; 3.271 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.404 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.431 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.437 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.176 ; 0.739 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|datac ; -; 6.269 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~922|combout ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|d ; -; 6.269 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y142_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1736: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.804 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.433 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.460 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.466 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.240 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|dataf ; -; 6.268 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1017|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.176 ; ; uTsu ; 1 ; FF_X107_Y149_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1737: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.215 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.217 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.728 ; 85 ; 0.108 ; 0.861 ; -; Cell ; ; 12 ; 0.368 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.215 ; 3.217 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.186 ; 0.861 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N36 ; High Speed ; vx_d_e_reg|i531~2|dataf ; -; 6.215 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N36 ; High Speed ; vx_d_e_reg|i531~2|combout ; -; 6.215 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2]|d ; -; 6.215 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N38 ; High Speed ; vx_d_e_reg|csr_mask[2] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N38 ; ; vx_d_e_reg|csr_mask[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1738: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_d_e_reg|csr_mask[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.215 ; -; Data Required Time ; 5.564 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.066 ; ; ; ; ; ; -; Data Delay ; 3.217 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.729 ; 85 ; 0.108 ; 0.862 ; -; Cell ; ; 12 ; 0.367 ; 11 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.144 ; 79 ; 0.000 ; 2.144 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.215 ; 3.217 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.325 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.187 ; 0.862 ; FF ; IC ; 1 ; LABCELL_X81_Y155_N33 ; High Speed ; vx_d_e_reg|i531~3|dataf ; -; 6.215 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X81_Y155_N33 ; High Speed ; vx_d_e_reg|i531~3|combout ; -; 6.215 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3]|d ; -; 6.215 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.432 ; 2.932 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.209 ; 2.144 ; RR ; IC ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3]|clk ; -; 5.209 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y155_N35 ; High Speed ; vx_d_e_reg|csr_mask[3] ; -; 5.432 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.402 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.564 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y155_N35 ; ; vx_d_e_reg|csr_mask[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1739: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.363 ; 11 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.834 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.282 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.312 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.316 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.169 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.255 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1740: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.755 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.378 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.380 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.407 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.412 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.160 ; 0.748 ; RR ; IC ; 1 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|datad ; -; 6.252 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y163_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~910|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y163_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y163_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1741: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|csr_address[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.163 ; -; Data Required Time ; 5.512 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.121 ; ; ; ; ; ; -; Data Delay ; 3.165 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.670 ; 84 ; 0.119 ; 0.821 ; -; Cell ; ; 12 ; 0.373 ; 12 ; 0.000 ; 0.083 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.163 ; 3.165 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.203 ; 0.821 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.286 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.291 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.410 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.483 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.487 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.275 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.307 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.090 ; 0.783 ; RR ; IC ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|datae ; -; 6.163 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y149_N27 ; High Speed ; vx_d_e_reg|i498~0|combout ; -; 6.163 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|d ; -; 6.163 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.377 ; 2.877 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y149_N28 ; High Speed ; vx_d_e_reg|csr_address[0] ; -; 5.377 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.347 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.512 ; 0.165 ; ; uTsu ; 1 ; FF_X49_Y149_N28 ; ; vx_d_e_reg|csr_address[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1742: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N29 ; High Speed ; vx_d_e_reg|PC_next_out[31] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N29 ; ; vx_d_e_reg|PC_next_out[31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1743: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N19 ; High Speed ; vx_d_e_reg|PC_next_out[28] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N19 ; ; vx_d_e_reg|PC_next_out[28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1744: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[23] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N5 ; High Speed ; vx_d_e_reg|PC_next_out[23] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N5 ; ; vx_d_e_reg|PC_next_out[23] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1745: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N7 ; High Speed ; vx_d_e_reg|PC_next_out[24] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N7 ; ; vx_d_e_reg|PC_next_out[24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1746: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.426 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N1 ; High Speed ; vx_d_e_reg|PC_next_out[22] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.426 ; 0.021 ; ; uTsu ; 1 ; FF_X80_Y155_N1 ; ; vx_d_e_reg|PC_next_out[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1747: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_f_d_reg|curr_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.121 ; -; Data Required Time ; 5.470 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.123 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.742 ; 88 ; 0.119 ; 1.398 ; -; Cell ; ; 10 ; 0.261 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.121 ; 3.123 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.356 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.690 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.718 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.723 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.121 ; 1.398 ; FF ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|ena ; -; 6.121 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N32 ; High Speed ; vx_f_d_reg|curr_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.470 ; 0.028 ; ; uTsu ; 1 ; FF_X69_Y158_N32 ; ; vx_f_d_reg|curr_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1748: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.202 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.210 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.515 ; 78 ; 0.118 ; 0.935 ; -; Cell ; ; 12 ; 0.569 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.202 ; 3.210 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.239 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.174 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.202 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.202 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.202 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1749: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.880 ; 89 ; 0.127 ; 1.316 ; -; Cell ; ; 12 ; 0.251 ; 8 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.225 ; 1.316 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|dataf ; -; 6.251 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|combout ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|d ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1750: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.813 ; 87 ; 0.114 ; 1.354 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.218 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.246 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1751: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.725 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.407 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.436 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.156 ; 0.716 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|datad ; -; 6.248 ; 0.092 ; RR ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1752: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.728 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.388 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.413 ; 0.485 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~17|datad ; -; 5.489 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~17|combout ; -; 5.494 ; 0.005 ; RR ; CELL ; 17 ; LABCELL_X99_Y153_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~17~la_lab/laboutb[3] ; -; 6.207 ; 0.713 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~559|dataf ; -; 6.235 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~559|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15]|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.166 ; ; uTsu ; 1 ; FF_X94_Y164_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[17][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1753: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.520 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.549 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.554 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.223 ; 0.669 ; RR ; IC ; 1 ; LABCELL_X104_Y158_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~715|dataf ; -; 6.250 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y158_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~715|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y158_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11]|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y158_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X104_Y158_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y158_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y158_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1754: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.584 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.208 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X93_Y157_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~785|dataf ; -; 6.235 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X93_Y157_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~785|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y157_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y157_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X93_Y157_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y157_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.584 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y157_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1755: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.743 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.398 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.427 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.431 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.174 ; 0.743 ; RR ; IC ; 1 ; LABCELL_X108_Y151_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~665|datac ; -; 6.254 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X108_Y151_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~665|combout ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]|d ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X108_Y151_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.164 ; ; uTsu ; 1 ; FF_X108_Y151_N29 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1756: Setup slack is -0.651 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|rs1[0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.203 ; -; Data Required Time ; 5.552 ; -; Slack ; -0.651 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.205 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.657 ; 83 ; 0.108 ; 0.868 ; -; Cell ; ; 12 ; 0.427 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.203 ; 3.205 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.496 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.364 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.442 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.447 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.555 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.628 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.632 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.383 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.409 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.415 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.126 ; 0.711 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N3 ; High Speed ; vx_d_e_reg|i316~0|datac ; -; 6.203 ; 0.077 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N3 ; High Speed ; vx_d_e_reg|i316~0|combout ; -; 6.203 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y153_N4 ; High Speed ; vx_d_e_reg|rs1[0]|d ; -; 6.203 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y153_N4 ; High Speed ; vx_d_e_reg|rs1[0] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y153_N4 ; High Speed ; vx_d_e_reg|rs1[0]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y153_N4 ; High Speed ; vx_d_e_reg|rs1[0] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.552 ; 0.165 ; ; uTsu ; 1 ; FF_X81_Y153_N4 ; ; vx_d_e_reg|rs1[0] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1757: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.197 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.199 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.617 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.461 ; 14 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.197 ; 3.199 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.935 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.939 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.055 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.183 ; 0.128 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.189 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.304 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.330 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.335 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.055 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.133 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.139 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.505 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.533 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.537 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.169 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.197 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.197 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.197 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1758: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.199 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.207 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.633 ; 82 ; 0.138 ; 0.657 ; -; Cell ; ; 14 ; 0.447 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.199 ; 3.207 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.795 ; 0.632 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datae ; -; 3.853 ; 0.058 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 3.859 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 3.997 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.071 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.076 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.281 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.377 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.382 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.039 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.132 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.138 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.504 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.532 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.536 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.171 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.199 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.199 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.199 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1759: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.206 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.632 ; 82 ; 0.138 ; 0.657 ; -; Cell ; ; 14 ; 0.447 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.198 ; 3.206 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.795 ; 0.632 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datae ; -; 3.853 ; 0.058 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 3.859 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 3.997 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.071 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.076 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.281 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.377 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.382 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.039 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.132 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.138 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.504 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.532 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.536 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.170 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.198 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.198 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.198 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1760: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N5 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N5 ; ; vx_fetch|VX_Warp_zero|real_PC[14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1761: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.462 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N14 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[8] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.462 ; 0.015 ; ; uTsu ; 1 ; FF_X71_Y161_N14 ; ; vx_fetch|VX_Warp_zero|real_PC[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1762: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.478 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.505 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.511 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.164 ; 0.653 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1002|datac ; -; 6.250 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1002|combout ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10]|d ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y157_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1763: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.241 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.239 ; 3.241 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.488 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.517 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.523 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.211 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|dataf ; -; 6.239 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|combout ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]|d ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y147_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1764: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.775 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.204 ; 0.701 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1001|dataf ; -; 6.232 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1001|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y159_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1765: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.762 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.386 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.451 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.455 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.241 ; 0.786 ; RR ; IC ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|dataf ; -; 6.268 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.181 ; ; uTsu ; 1 ; FF_X101_Y160_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1766: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.480 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.509 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.515 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.216 ; 0.701 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~732|dataf ; -; 6.243 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~732|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1767: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.468 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.499 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.503 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.225 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|dataf ; -; 6.252 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N25 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.164 ; ; uTsu ; 1 ; FF_X108_Y150_N25 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1768: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.558 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.205 ; 0.647 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~969|dataf ; -; 6.232 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N36 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~969|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N37 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X89_Y159_N37 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1769: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[5] ; -; To Node ; vx_e_m_reg|alu_result[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.153 ; -; Data Required Time ; 5.503 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.084 ; ; ; ; ; ; -; Data Delay ; 3.204 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.322 ; 79 ; 0.000 ; 2.322 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 4 ; 2.394 ; 75 ; 0.121 ; 1.030 ; -; Cell ; ; 12 ; 0.576 ; 18 ; 0.000 ; 0.131 ; -; uTco ; ; 1 ; 0.234 ; 7 ; 0.234 ; 0.234 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.949 ; 2.949 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.949 ; 2.322 ; RR ; IC ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5]|clk ; -; 2.949 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5] ; -; 6.153 ; 3.204 ; ; ; ; ; ; data path ; -; 3.183 ; 0.234 ; RR ; uTco ; 1 ; FF_X79_Y157_N46 ; ; vx_d_e_reg|a_reg_data[5]|q ; -; 3.247 ; 0.064 ; RR ; CELL ; 16 ; FF_X79_Y157_N46 ; High Speed ; vx_d_e_reg|a_reg_data[5]~la_lab/laboutb[10] ; -; 4.277 ; 1.030 ; RR ; IC ; 4 ; LABCELL_X73_Y152_N15 ; High Speed ; vx_execute|[0].vx_alu|add_0~21|datad ; -; 4.408 ; 0.131 ; RF ; CELL ; 1 ; LABCELL_X73_Y152_N15 ; High Speed ; vx_execute|[0].vx_alu|add_0~21|cout ; -; 4.408 ; 0.000 ; FF ; CELL ; 3 ; LABCELL_X73_Y152_N18 ; High Speed ; vx_execute|[0].vx_alu|add_0~25|cin ; -; 4.522 ; 0.114 ; FF ; CELL ; 1 ; LABCELL_X73_Y152_N21 ; High Speed ; vx_execute|[0].vx_alu|add_0~29|sumout ; -; 4.527 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X73_Y152_N21 ; High Speed ; vx_execute|[0].vx_alu|add_0~29~la_lab/laboutt[15] ; -; 4.954 ; 0.427 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~51|datac ; -; 5.041 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~51|combout ; -; 5.047 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~51~la_mlab/laboutt[13] ; -; 5.168 ; 0.121 ; FF ; IC ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|datac ; -; 5.258 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|combout ; -; 5.264 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52~la_mlab/laboutb[11] ; -; 6.080 ; 0.816 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|datad ; -; 6.153 ; 0.073 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|combout ; -; 6.153 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|d ; -; 6.153 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.503 ; 0.168 ; ; uTsu ; 1 ; FF_X46_Y153_N34 ; ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1770: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+----------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.186 ; -; Data Required Time ; 5.536 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+-------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.082 ; ; ; ; ; ; -; Data Delay ; 3.188 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.633 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.433 ; 14 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.141 ; 79 ; 0.000 ; 2.141 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.186 ; 3.188 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.104 ; 0.750 ; FF ; IC ; 1 ; LABCELL_X79_Y151_N57 ; High Speed ; vx_d_e_reg|i385~81|datad ; -; 6.186 ; 0.082 ; FR ; CELL ; 2 ; LABCELL_X79_Y151_N57 ; High Speed ; vx_d_e_reg|i385~81|combout ; -; 6.186 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE|d ; -; 6.186 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.416 ; 2.916 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.206 ; 2.141 ; RR ; IC ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE|clk ; -; 5.206 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N58 ; High Speed ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -; 5.416 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.386 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.536 ; 0.150 ; ; uTsu ; 1 ; FF_X79_Y151_N58 ; ; vx_d_e_reg|b_reg_data[26]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1771: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.227 ; 3.229 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.444 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.471 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.199 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|dataf ; -; 6.227 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1000|combout ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|d ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N53 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.163 ; ; uTsu ; 1 ; FF_X93_Y162_N53 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1772: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.587 ; 80 ; 0.117 ; 0.710 ; -; Cell ; ; 14 ; 0.533 ; 16 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.237 ; 3.245 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; RR ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.202 ; 0.085 ; RR ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.912 ; 0.710 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 4.002 ; 0.090 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.007 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.124 ; 0.117 ; FF ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.206 ; 0.082 ; FR ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.211 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.431 ; 0.220 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.455 ; 0.024 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.210 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.216 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.500 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.526 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.532 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.131 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.237 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1773: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.051 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.627 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|dataf ; -; 5.517 ; 0.026 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27|combout ; -; 5.523 ; 0.006 ; RR ; CELL ; 20 ; MLABCELL_X98_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~27~la_mlab/laboutt[11] ; -; 6.222 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|dataf ; -; 6.248 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X94_Y163_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~872|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.447 ; 2.947 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y163_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -; 5.447 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.417 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.181 ; ; uTsu ; 1 ; FF_X94_Y163_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[27][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1774: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.730 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.190 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.217 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.222 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.164 ; 0.942 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|datad ; -; 6.246 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~270|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y162_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][14] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1775: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.380 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.457 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.462 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.219 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.246 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1776: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|PC_next_out[25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.077 ; -; Data Required Time ; 5.427 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.063 ; ; ; ; ; ; -; Data Delay ; 3.079 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.606 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 10 ; 0.351 ; 11 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.077 ; 3.079 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.077 ; 0.723 ; FF ; IC ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25]|sclr ; -; 6.077 ; 0.000 ; FF ; CELL ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.435 ; 2.935 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X80_Y155_N11 ; High Speed ; vx_d_e_reg|PC_next_out[25] ; -; 5.435 ; 0.228 ; ; ; ; ; ; clock pessimism removed ; -; 5.405 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.427 ; 0.022 ; ; uTsu ; 1 ; FF_X80_Y155_N11 ; ; vx_d_e_reg|PC_next_out[25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1777: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.815 ; 87 ; 0.110 ; 1.366 ; -; Cell ; ; 12 ; 0.311 ; 10 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.217 ; 1.366 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|dataf ; -; 6.245 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~814|combout ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|d ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1778: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.750 ; 84 ; 0.106 ; 1.220 ; -; Cell ; ; 12 ; 0.399 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.148 ; 1.220 ; FF ; IC ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|datab ; -; 6.268 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X101_Y160_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~866|combout ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|d ; -; 6.268 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.181 ; ; uTsu ; 1 ; FF_X101_Y160_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1779: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.727 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.401 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.519 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.548 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.553 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.160 ; 0.607 ; RR ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|datad ; -; 6.247 ; 0.087 ; RR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1780: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.263 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.265 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.745 ; 84 ; 0.106 ; 1.215 ; -; Cell ; ; 12 ; 0.399 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.263 ; 3.265 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.143 ; 1.215 ; FF ; IC ; 1 ; MLABCELL_X101_Y160_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~610|datab ; -; 6.263 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X101_Y160_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~610|combout ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2]|d ; -; 6.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y160_N50 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1781: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.725 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.411 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.252 ; 0.326 ; RR ; IC ; 1 ; LABCELL_X93_Y153_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~19|datac ; -; 5.331 ; 0.079 ; RF ; CELL ; 2 ; LABCELL_X93_Y153_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~19|combout ; -; 5.335 ; 0.004 ; FF ; CELL ; 23 ; LABCELL_X93_Y153_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~19~la_lab/laboutb[16] ; -; 6.226 ; 0.891 ; FF ; IC ; 1 ; MLABCELL_X101_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~622|dataf ; -; 6.255 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X101_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~622|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[19][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1782: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.792 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.526 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.558 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.562 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[16] ; -; 6.226 ; 0.664 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~607|dataf ; -; 6.253 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y145_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~607|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.166 ; ; uTsu ; 1 ; FF_X99_Y145_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1783: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.728 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.394 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.567 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.594 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.599 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.158 ; 0.559 ; RR ; IC ; 1 ; LABCELL_X99_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~517|datac ; -; 6.241 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~517|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y163_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y163_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X99_Y163_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y163_N14 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y163_N14 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][5] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1784: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.585 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.667 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.695 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.700 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.208 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X93_Y157_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~785|dataf ; -; 6.235 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X93_Y157_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~785|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y157_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y157_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X93_Y157_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y157_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.585 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y157_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][17]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1785: Setup slack is -0.650 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.650 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.743 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.398 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.427 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.431 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.174 ; 0.743 ; RR ; IC ; 1 ; LABCELL_X108_Y151_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~665|datac ; -; 6.254 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X108_Y151_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~665|combout ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE|d ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X108_Y151_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y151_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.165 ; ; uTsu ; 1 ; FF_X108_Y151_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1786: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.196 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.204 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.630 ; 82 ; 0.138 ; 0.657 ; -; Cell ; ; 14 ; 0.447 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.196 ; 3.204 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.795 ; 0.632 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datae ; -; 3.853 ; 0.058 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 3.859 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 3.997 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.071 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.076 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.281 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.377 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.382 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.039 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.132 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.138 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.504 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.532 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.536 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.168 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.196 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.196 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.196 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1787: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.844 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.482 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.223 ; 0.741 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~924|dataf ; -; 6.249 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~924|combout ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28]|d ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1788: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.241 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.239 ; 3.241 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.488 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.517 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.523 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.211 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|dataf ; -; 6.239 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|combout ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE|d ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y147_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1789: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.468 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.499 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.503 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.225 ; 0.722 ; RR ; IC ; 1 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|dataf ; -; 6.252 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X108_Y150_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~697|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.165 ; ; uTsu ; 1 ; FF_X108_Y150_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1790: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.733 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.388 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.469 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.496 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.502 ; 0.006 ; RR ; CELL ; 22 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[3] ; -; 6.162 ; 0.660 ; RR ; IC ; 1 ; LABCELL_X95_Y143_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~986|datac ; -; 6.241 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X95_Y143_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~986|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y143_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y143_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1791: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.296 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.323 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.329 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.219 ; 0.890 ; RR ; IC ; 1 ; LABCELL_X104_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~263|dataf ; -; 6.246 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X104_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~263|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y159_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.163 ; ; uTsu ; 1 ; FF_X104_Y159_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][7] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1792: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.808 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.300 ; 0.437 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|dataf ; -; 5.329 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14|combout ; -; 5.333 ; 0.004 ; RR ; CELL ; 16 ; LABCELL_X89_Y152_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~14~la_lab/laboutt[4] ; -; 6.226 ; 0.893 ; RR ; IC ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|dataf ; -; 6.253 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y159_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~459|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y159_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X102_Y159_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[14][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1793: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.222 ; -; Data Required Time ; 5.573 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.056 ; ; ; ; ; ; -; Data Delay ; 3.224 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.731 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.372 ; 12 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.167 ; 79 ; 0.000 ; 2.167 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.222 ; 3.224 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.395 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.471 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.475 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.195 ; 0.720 ; RR ; IC ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|dataf ; -; 6.222 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y164_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~809|combout ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|d ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.442 ; 2.942 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.232 ; 2.167 ; RR ; IC ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9]|clk ; -; 5.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y164_N17 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -; 5.442 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.412 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.573 ; 0.161 ; ; uTsu ; 1 ; FF_X89_Y164_N17 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1794: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.726 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.410 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.456 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.487 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.491 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.163 ; 0.672 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|datad ; -; 6.255 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1006|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1795: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_d_e_reg|csr_address[1] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.154 ; -; Data Required Time ; 5.505 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.125 ; ; ; ; ; ; -; Data Delay ; 3.156 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.675 ; 85 ; 0.119 ; 0.840 ; -; Cell ; ; 12 ; 0.361 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.154 ; 3.156 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.388 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.228 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.308 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.313 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.432 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.505 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.509 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.297 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.324 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.329 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.081 ; 0.752 ; RR ; IC ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|datae ; -; 6.154 ; 0.073 ; RF ; CELL ; 1 ; LABCELL_X49_Y152_N57 ; High Speed ; vx_d_e_reg|i498~1|combout ; -; 6.154 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|d ; -; 6.154 ; 0.000 ; FF ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.373 ; 2.873 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X49_Y152_N58 ; High Speed ; vx_d_e_reg|csr_address[1] ; -; 5.373 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.343 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.505 ; 0.162 ; ; uTsu ; 1 ; FF_X49_Y152_N58 ; ; vx_d_e_reg|csr_address[1] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1796: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.827 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.369 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.446 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.450 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.218 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|dataf ; -; 6.245 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y142_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~598|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y142_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y142_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1797: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.200 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.202 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.632 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.448 ; 14 ; 0.000 ; 0.128 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.200 ; 3.202 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.072 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|datab ; -; 6.200 ; 0.128 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N30 ; High Speed ; vx_d_e_reg|i385~51|combout ; -; 6.200 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|d ; -; 6.200 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N32 ; High Speed ; vx_d_e_reg|b_reg_data[16] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y152_N32 ; ; vx_d_e_reg|b_reg_data[16] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1798: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 85 ; 0.096 ; 1.046 ; -; Cell ; ; 14 ; 0.377 ; 12 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.493 ; 0.096 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.569 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.574 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.620 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.646 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.650 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.775 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.799 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.805 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.388 ; 0.583 ; RR ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.417 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.422 ; 0.005 ; FF ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.164 ; 0.742 ; FF ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.244 ; 0.080 ; FF ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1799: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.813 ; 87 ; 0.114 ; 1.354 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.218 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.246 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1800: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.832 ; 87 ; 0.104 ; 1.354 ; -; Cell ; ; 12 ; 0.293 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.216 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.244 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1801: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.868 ; 88 ; 0.106 ; 1.378 ; -; Cell ; ; 12 ; 0.260 ; 8 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.216 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.246 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1802: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[1] ; -; To Node ; vx_e_m_reg|alu_result[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.463 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.168 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.317 ; 79 ; 0.000 ; 2.317 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.542 ; 80 ; 0.127 ; 0.625 ; -; Cell ; ; 16 ; 0.443 ; 14 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.183 ; 6 ; 0.183 ; 0.183 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.170 ; 79 ; 0.000 ; 2.170 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.944 ; 2.944 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.944 ; 2.317 ; RR ; IC ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]|clk ; -; 2.944 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1] ; -; 6.112 ; 3.168 ; ; ; ; ; ; data path ; -; 3.127 ; 0.183 ; FF ; uTco ; 1 ; FF_X79_Y151_N7 ; ; vx_d_e_reg|b_reg_data[1]|q ; -; 3.195 ; 0.068 ; FF ; CELL ; 4 ; FF_X79_Y151_N7 ; High Speed ; vx_d_e_reg|b_reg_data[1]~la_lab/laboutt[4] ; -; 3.820 ; 0.625 ; FF ; IC ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|dataf ; -; 3.848 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22|combout ; -; 3.852 ; 0.004 ; FF ; CELL ; 71 ; LABCELL_X75_Y151_N33 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~22~la_lab/laboutb[2] ; -; 4.224 ; 0.372 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|datac ; -; 4.316 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28|combout ; -; 4.321 ; 0.005 ; FF ; CELL ; 2 ; MLABCELL_X72_Y153_N3 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~28~la_mlab/laboutt[2] ; -; 4.448 ; 0.127 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.742 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.817 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.821 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.254 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.281 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.287 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.440 ; 0.153 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~29|dataf ; -; 5.468 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~29|combout ; -; 5.472 ; 0.004 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~29~la_lab/laboutt[6] ; -; 6.087 ; 0.615 ; FF ; IC ; 1 ; MLABCELL_X45_Y153_N21 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~30|dataf ; -; 6.112 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X45_Y153_N21 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~30|combout ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3]|d ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.363 ; 2.863 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.235 ; 2.170 ; RR ; IC ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3]|clk ; -; 5.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X45_Y153_N22 ; High Speed ; vx_e_m_reg|alu_result[3] ; -; 5.363 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.333 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.463 ; 0.130 ; ; uTsu ; 1 ; FF_X45_Y153_N22 ; ; vx_e_m_reg|alu_result[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1803: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.728 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.519 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.548 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.553 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.161 ; 0.608 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~666|datad ; -; 6.243 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X97_Y143_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~666|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26]|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.165 ; ; uTsu ; 1 ; FF_X97_Y143_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][26] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1804: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.322 ; 0.404 ; RR ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.226 ; 0.872 ; FF ; IC ; 1 ; LABCELL_X108_Y150_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~281|dataf ; -; 6.254 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X108_Y150_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~281|combout ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25]|d ; -; 6.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y150_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][25] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1805: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.387 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.461 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.537 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.541 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.232 ; 0.691 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~818|dataf ; -; 6.260 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X103_Y146_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~818|combout ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE|d ; -; 6.260 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y146_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.166 ; ; uTsu ; 1 ; FF_X103_Y146_N49 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][18]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1806: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.110 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.112 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.652 ; 85 ; 0.119 ; 1.143 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.110 ; 3.112 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.110 ; 1.143 ; FF ; IC ; 1 ; FF_X74_Y156_N49 ; High Speed ; vx_f_d_reg|curr_PC[21]|ena ; -; 6.110 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y156_N49 ; High Speed ; vx_f_d_reg|curr_PC[21] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X74_Y156_N49 ; High Speed ; vx_f_d_reg|curr_PC[21]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y156_N49 ; High Speed ; vx_f_d_reg|curr_PC[21] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.027 ; ; uTsu ; 1 ; FF_X74_Y156_N49 ; ; vx_f_d_reg|curr_PC[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1807: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.110 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.112 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.652 ; 85 ; 0.119 ; 1.143 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.110 ; 3.112 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.110 ; 1.143 ; FF ; IC ; 1 ; FF_X74_Y156_N40 ; High Speed ; vx_f_d_reg|curr_PC[3]|ena ; -; 6.110 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y156_N40 ; High Speed ; vx_f_d_reg|curr_PC[3] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X74_Y156_N40 ; High Speed ; vx_f_d_reg|curr_PC[3]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y156_N40 ; High Speed ; vx_f_d_reg|curr_PC[3] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.027 ; ; uTsu ; 1 ; FF_X74_Y156_N40 ; ; vx_f_d_reg|curr_PC[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1808: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.262 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.264 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.737 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.406 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.262 ; 3.264 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.510 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.537 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.543 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.169 ; 0.626 ; RR ; IC ; 1 ; MLABCELL_X98_Y142_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1014|datac ; -; 6.262 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X98_Y142_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1014|combout ; -; 6.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22]|d ; -; 6.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X98_Y142_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y142_N34 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.177 ; ; uTsu ; 1 ; FF_X98_Y142_N34 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1809: Setup slack is -0.649 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.649 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.408 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.488 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.492 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.229 ; 0.737 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~842|dataf ; -; 6.255 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X107_Y157_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~842|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y157_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N47 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y157_N47 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1810: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.197 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.205 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.696 ; 84 ; 0.135 ; 0.657 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.197 ; 3.205 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.734 ; 0.552 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|dataf ; -; 3.760 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.765 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.900 ; 0.135 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.926 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.931 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.282 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.375 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.380 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.037 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.130 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.136 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.502 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.530 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.534 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.169 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.197 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.197 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.197 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1811: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.196 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.204 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.695 ; 84 ; 0.135 ; 0.657 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.196 ; 3.204 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.734 ; 0.552 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|dataf ; -; 3.760 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.765 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.900 ; 0.135 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.926 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.931 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.282 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.375 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.380 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.037 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.130 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.136 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.502 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.530 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.534 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.168 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.196 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.196 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.196 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1812: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.578 ; 80 ; 0.127 ; 0.712 ; -; Cell ; ; 14 ; 0.536 ; 17 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.818 ; 0.654 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datac ; -; 3.902 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.906 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.050 ; 0.144 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.130 ; 0.080 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.135 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.262 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.383 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.428 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.454 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.460 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.172 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.234 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1813: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[24] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.060 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.350 ; 79 ; 0.000 ; 2.350 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.628 ; 81 ; 0.192 ; 0.712 ; -; Cell ; ; 14 ; 0.506 ; 16 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.977 ; 2.977 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.977 ; 2.350 ; RR ; IC ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]|clk ; -; 2.977 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24] ; -; 6.234 ; 3.257 ; ; ; ; ; ; data path ; -; 3.100 ; 0.123 ; RR ; uTco ; 1 ; FF_X91_Y153_N23 ; ; vx_f_d_reg|instruction[24]|q ; -; 3.189 ; 0.089 ; RR ; CELL ; 138 ; FF_X91_Y153_N23 ; High Speed ; vx_f_d_reg|instruction[24]~la_lab/laboutt[15] ; -; 3.767 ; 0.578 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|dataf ; -; 3.794 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.799 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 3.991 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.077 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.082 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.287 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.383 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.388 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.045 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.428 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.454 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.460 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.172 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.234 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1814: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N56 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[20] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N56 ; ; vx_fetch|VX_Warp_zero|real_PC[20] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1815: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N44 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[17] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N44 ; ; vx_fetch|VX_Warp_zero|real_PC[17] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1816: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.112 ; -; Data Required Time ; 5.464 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.021 ; ; ; ; ; ; -; Data Delay ; 3.114 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 85 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.353 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.202 ; 80 ; 0.000 ; 2.202 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.112 ; 3.114 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.770 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.797 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.803 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.112 ; 0.309 ; FF ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|sload ; -; 6.112 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.477 ; 2.977 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.267 ; 2.202 ; RR ; IC ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16]|clk ; -; 5.267 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y161_N32 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[16] ; -; 5.477 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.447 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.464 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y161_N32 ; ; vx_fetch|VX_Warp_zero|real_PC[16] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1817: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.728 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.404 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.417 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.444 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.449 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.166 ; 0.717 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|datac ; -; 6.252 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|combout ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|d ; -; 6.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X107_Y157_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1818: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.785 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.167 ; 0.258 ; FF ; IC ; 1 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11|dataf ; -; 5.194 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11|combout ; -; 5.200 ; 0.006 ; RR ; CELL ; 29 ; MLABCELL_X90_Y153_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~11~la_mlab/laboutt[1] ; -; 6.163 ; 0.963 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~366|datac ; -; 6.241 ; 0.078 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N57 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~366|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N58 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.162 ; ; uTsu ; 1 ; FF_X102_Y162_N58 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1819: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.270 ; -; Data Required Time ; 5.622 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.272 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.813 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.270 ; 3.272 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.493 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.524 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.528 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.243 ; 0.715 ; RR ; IC ; 1 ; MLABCELL_X107_Y149_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1017|dataf ; -; 6.270 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X107_Y149_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1017|combout ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25]|d ; -; 6.270 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y149_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.622 ; 0.181 ; ; uTsu ; 1 ; FF_X107_Y149_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1820: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.367 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.396 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.400 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.218 ; 0.818 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|dataf ; -; 6.247 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1821: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.764 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.229 ; 3.231 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.450 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.477 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.483 ; 0.006 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[3] ; -; 6.202 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|dataf ; -; 6.229 ; 0.027 ; RR ; CELL ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|combout ; -; 6.229 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|d ; -; 6.229 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y159_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1822: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.207 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.235 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1823: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.042 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.181 ; 79 ; 0.000 ; 2.181 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.590 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.618 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.623 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.207 ; 0.584 ; RR ; IC ; 1 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|dataf ; -; 6.235 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X97_Y164_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~774|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.456 ; 2.956 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.246 ; 2.181 ; RR ; IC ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6]|clk ; -; 5.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y164_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -; 5.456 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.426 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y164_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1824: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.238 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.240 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.771 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.238 ; 3.240 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.272 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.299 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.305 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.210 ; 0.905 ; RR ; IC ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|dataf ; -; 6.238 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|combout ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|d ; -; 6.238 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.162 ; ; uTsu ; 1 ; FF_X109_Y154_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1825: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.844 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.396 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.423 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.427 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.223 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.251 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.251 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1826: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.254 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.846 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.254 ; 3.256 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.421 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.448 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.454 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.227 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.254 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.254 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1827: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.802 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.328 ; 10 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.431 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.459 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.465 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.165 ; 0.700 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|datac ; -; 6.248 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X99_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~982|combout ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|d ; -; 6.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X99_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1828: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.810 ; 87 ; 0.114 ; 1.351 ; -; Cell ; ; 12 ; 0.313 ; 10 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.215 ; 1.351 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|dataf ; -; 6.243 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1829: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 86 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.350 ; 11 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.126 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.246 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1830: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.107 ; ; ; ; ; ; -; Data Delay ; 2.175 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 1.871 ; 86 ; 0.742 ; 1.129 ; -; Cell ; ; 6 ; 0.171 ; 8 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y155_N44 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y155_N44 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10] ; -; 6.248 ; 2.175 ; ; ; ; ; ; data path ; -; 4.206 ; 0.133 ; FF ; uTco ; 1 ; FF_X102_Y155_N44 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10]|q ; -; 4.250 ; 0.044 ; FF ; CELL ; 2 ; FF_X102_Y155_N44 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[9] ; -; 4.992 ; 0.742 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|datad ; -; 5.084 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.090 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.219 ; 1.129 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|dataf ; -; 6.248 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1831: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.739 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.398 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.407 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.436 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.440 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.170 ; 0.730 ; RR ; IC ; 1 ; MLABCELL_X101_Y146_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~693|datad ; -; 6.256 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y146_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~693|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y146_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y146_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X101_Y146_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y146_N22 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y146_N22 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1832: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.215 ; -; Data Required Time ; 5.567 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.061 ; ; ; ; ; ; -; Data Delay ; 3.217 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.701 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.162 ; 79 ; 0.000 ; 2.162 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.215 ; 3.217 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.363 ; 0.434 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|dataf ; -; 5.392 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12|combout ; -; 5.396 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X89_Y152_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~12~la_lab/laboutt[8] ; -; 6.133 ; 0.737 ; RR ; IC ; 1 ; LABCELL_X87_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~397|datad ; -; 6.215 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X87_Y164_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~397|combout ; -; 6.215 ; 0.000 ; RR ; CELL ; 1 ; FF_X87_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13]|d ; -; 6.215 ; 0.000 ; RR ; CELL ; 1 ; FF_X87_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.437 ; 2.937 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.227 ; 2.162 ; RR ; IC ; 1 ; FF_X87_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13]|clk ; -; 5.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X87_Y164_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13] ; -; 5.437 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.407 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.567 ; 0.160 ; ; uTsu ; 1 ; FF_X87_Y164_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1833: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.201 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.203 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.605 ; 81 ; 0.192 ; 0.884 ; -; Cell ; ; 12 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.201 ; 3.203 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.854 ; 0.667 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datad ; -; 3.939 ; 0.085 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.944 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.136 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.222 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.227 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.432 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.528 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.533 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.190 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.283 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.289 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.173 ; 0.884 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.201 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1834: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[19] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.117 ; -; Data Required Time ; 5.469 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.119 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.659 ; 85 ; 0.119 ; 1.150 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.117 ; 3.119 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.117 ; 1.150 ; FF ; IC ; 1 ; FF_X74_Y161_N5 ; High Speed ; vx_f_d_reg|curr_PC[19]|ena ; -; 6.117 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y161_N5 ; High Speed ; vx_f_d_reg|curr_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X74_Y161_N5 ; High Speed ; vx_f_d_reg|curr_PC[19]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y161_N5 ; High Speed ; vx_f_d_reg|curr_PC[19] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.469 ; 0.026 ; ; uTsu ; 1 ; FF_X74_Y161_N5 ; ; vx_f_d_reg|curr_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1835: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[12] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.117 ; -; Data Required Time ; 5.469 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.119 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.659 ; 85 ; 0.119 ; 1.150 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.117 ; 3.119 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.117 ; 1.150 ; FF ; IC ; 1 ; FF_X74_Y161_N49 ; High Speed ; vx_f_d_reg|curr_PC[12]|ena ; -; 6.117 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y161_N49 ; High Speed ; vx_f_d_reg|curr_PC[12] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X74_Y161_N49 ; High Speed ; vx_f_d_reg|curr_PC[12]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y161_N49 ; High Speed ; vx_f_d_reg|curr_PC[12] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.469 ; 0.026 ; ; uTsu ; 1 ; FF_X74_Y161_N49 ; ; vx_f_d_reg|curr_PC[12] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1836: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.117 ; -; Data Required Time ; 5.469 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.119 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.659 ; 85 ; 0.119 ; 1.150 ; -; Cell ; ; 10 ; 0.339 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.117 ; 3.119 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.967 ; 0.005 ; FF ; CELL ; 61 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[5] ; -; 6.117 ; 1.150 ; FF ; IC ; 1 ; FF_X74_Y161_N13 ; High Speed ; vx_f_d_reg|curr_PC[2]|ena ; -; 6.117 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y161_N13 ; High Speed ; vx_f_d_reg|curr_PC[2] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X74_Y161_N13 ; High Speed ; vx_f_d_reg|curr_PC[2]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y161_N13 ; High Speed ; vx_f_d_reg|curr_PC[2] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.469 ; 0.026 ; ; uTsu ; 1 ; FF_X74_Y161_N13 ; ; vx_f_d_reg|curr_PC[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1837: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.739 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.541 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.170 ; 0.629 ; RR ; IC ; 1 ; LABCELL_X104_Y160_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~974|datac ; -; 6.250 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X104_Y160_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~974|combout ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]|d ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X104_Y160_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.166 ; ; uTsu ; 1 ; FF_X104_Y160_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1838: Setup slack is -0.648 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.609 ; -; Slack ; -0.648 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.023 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.681 ; 82 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.457 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.200 ; 80 ; 0.000 ; 2.200 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.410 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.490 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.495 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[13] ; -; 6.164 ; 0.669 ; RR ; IC ; 1 ; MLABCELL_X103_Y146_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~946|datac ; -; 6.257 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X103_Y146_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~946|combout ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18]|d ; -; 6.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.475 ; 2.975 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.265 ; 2.200 ; RR ; IC ; 1 ; FF_X103_Y146_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18]|clk ; -; 5.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y146_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18] ; -; 5.475 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.445 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.609 ; 0.164 ; ; uTsu ; 1 ; FF_X103_Y146_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1839: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[18] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.194 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.202 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.693 ; 84 ; 0.135 ; 0.657 ; -; Cell ; ; 14 ; 0.382 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18] ; -; 6.194 ; 3.202 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N14 ; ; vx_f_d_reg|instruction[18]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 649 ; FF_X97_Y153_N14 ; High Speed ; vx_f_d_reg|instruction[18]~la_lab/laboutt[9] ; -; 3.734 ; 0.552 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|dataf ; -; 3.760 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.765 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.900 ; 0.135 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.926 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.931 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.282 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.375 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.380 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.037 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.130 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.136 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.502 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.530 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.534 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.166 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.194 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.194 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.194 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1840: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.608 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.686 ; 82 ; 0.107 ; 0.854 ; -; Cell ; ; 14 ; 0.450 ; 14 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.336 ; 0.154 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.410 ; 0.074 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.415 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.269 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.353 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.358 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.466 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.539 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.543 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.294 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.320 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.326 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.038 ; 0.712 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33|dataf ; -; 6.066 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33|combout ; -; 6.072 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N15 ; High Speed ; vx_fetch|VX_Warp_one|i199~33~la_mlab/laboutt[11] ; -; 6.179 ; 0.107 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|datae ; -; 6.255 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N24 ; High Speed ; vx_fetch|VX_Warp_one|i199~39|combout ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|d ; -; 6.255 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N25 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.608 ; 0.166 ; ; uTsu ; 1 ; FF_X69_Y158_N25 ; ; vx_fetch|VX_Warp_one|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1841: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_fetch|VX_Warp_two|real_PC[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.754 ; 85 ; 0.108 ; 0.868 ; -; Cell ; ; 14 ; 0.381 ; 12 ; 0.000 ; 0.078 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; FF ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.346 ; 0.184 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.373 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.379 ; 0.006 ; FF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.247 ; 0.868 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.325 ; 0.078 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.330 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.438 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.511 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.515 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.266 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.292 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.298 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.011 ; 0.713 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|dataf ; -; 6.041 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35|combout ; -; 6.047 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N12 ; High Speed ; vx_fetch|VX_Warp_two|i199~35~la_mlab/laboutt[9] ; -; 6.177 ; 0.130 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|datae ; -; 6.253 ; 0.076 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N42 ; High Speed ; vx_fetch|VX_Warp_two|i199~41|combout ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|d ; -; 6.253 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N44 ; High Speed ; vx_fetch|VX_Warp_two|real_PC[10] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.164 ; ; uTsu ; 1 ; FF_X69_Y158_N44 ; ; vx_fetch|VX_Warp_two|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1842: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.252 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.254 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.830 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.252 ; 3.254 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.572 ; 0.739 ; FF ; IC ; 1 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|dataf ; -; 5.600 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24|combout ; -; 5.605 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X98_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~24~la_mlab/laboutb[8] ; -; 6.225 ; 0.620 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|dataf ; -; 6.252 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~775|combout ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|d ; -; 6.252 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[24][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1843: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.795 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.477 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.504 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.509 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.173 ; 0.664 ; RR ; IC ; 1 ; LABCELL_X104_Y147_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~978|datad ; -; 6.253 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y147_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~978|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.167 ; ; uTsu ; 1 ; FF_X104_Y147_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1844: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.838 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.285 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.482 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.217 ; 0.735 ; RR ; IC ; 1 ; MLABCELL_X98_Y143_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~927|dataf ; -; 6.243 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X98_Y143_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~927|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y143_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X98_Y143_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1845: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.221 ; 0.710 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y145_N29 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1846: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.731 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.385 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.358 ; 0.470 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|datad ; -; 5.436 ; 0.078 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19|combout ; -; 5.441 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y153_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~19~la_lab/laboutb[11] ; -; 6.209 ; 0.768 ; RR ; IC ; 1 ; LABCELL_X99_Y163_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~613|dataf ; -; 6.236 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y163_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~613|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y163_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.162 ; ; uTsu ; 1 ; FF_X99_Y163_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[19][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1847: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.379 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.459 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.463 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.210 ; 0.747 ; RR ; IC ; 1 ; LABCELL_X93_Y161_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~877|dataf ; -; 6.237 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y161_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~877|combout ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13]|d ; -; 6.237 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y161_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1848: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_d_e_reg|b_reg_data[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.653 ; 83 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.425 ; 13 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.198 ; 3.200 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.124 ; 0.770 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N18 ; High Speed ; vx_d_e_reg|i385~45|datae ; -; 6.198 ; 0.074 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N18 ; High Speed ; vx_d_e_reg|i385~45|combout ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14]|d ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N19 ; High Speed ; vx_d_e_reg|b_reg_data[14] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y152_N19 ; ; vx_d_e_reg|b_reg_data[14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1849: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.477 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.220 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|dataf ; -; 6.247 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X102_Y161_N4 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1850: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.782 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.500 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.528 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.534 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.221 ; 0.687 ; RR ; IC ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y144_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1851: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.074 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.413 ; 74 ; 0.118 ; 0.683 ; -; Cell ; ; 14 ; 0.704 ; 22 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.235 ; 3.243 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.516 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.542 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.548 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.105 ; 0.557 ; RR ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.235 ; 0.130 ; RR ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1852: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.668 ; 82 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.334 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.414 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.418 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.154 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.236 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|d ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.165 ; ; uTsu ; 1 ; FF_X95_Y164_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1853: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.740 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.520 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.175 ; 0.655 ; RR ; IC ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|datac ; -; 6.261 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X103_Y160_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~962|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N55 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.175 ; ; uTsu ; 1 ; FF_X103_Y160_N55 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][2] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1854: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.733 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.406 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.483 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.487 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.219 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|dataf ; -; 6.245 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1855: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.037 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.725 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.397 ; 12 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.190 ; 0.326 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|dataf ; -; 5.217 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8|combout ; -; 5.222 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X90_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~8~la_mlab/laboutb[6] ; -; 6.159 ; 0.937 ; RR ; IC ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|datad ; -; 6.241 ; 0.082 ; RR ; CELL ; 1 ; LABCELL_X102_Y162_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~267|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.461 ; 2.961 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y162_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -; 5.461 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.431 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y162_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[8][11] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1856: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.228 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.230 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.753 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.355 ; 11 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.228 ; 3.230 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.342 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.422 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.427 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.200 ; 0.773 ; RR ; IC ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|dataf ; -; 6.228 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~745|combout ; -; 6.228 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|d ; -; 6.228 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y160_N28 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y160_N28 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][9] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1857: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.551 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.206 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.680 ; 84 ; 0.128 ; 0.935 ; -; Cell ; ; 12 ; 0.401 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.198 ; 3.206 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.235 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.170 ; 0.935 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.198 ; 0.028 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.551 ; 0.202 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1858: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.721 ; 84 ; 0.104 ; 1.228 ; -; Cell ; ; 12 ; 0.395 ; 12 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.116 ; 1.228 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~79|datab ; -; 6.236 ; 0.120 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~79|combout ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15]|d ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N1 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.168 ; ; uTsu ; 1 ; FF_X92_Y163_N1 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[2][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1859: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.832 ; 87 ; 0.104 ; 1.354 ; -; Cell ; ; 12 ; 0.293 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.216 ; 1.354 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|dataf ; -; 6.244 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X101_Y162_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~654|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1860: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.150 ; -; Data Required Time ; 5.503 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.202 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.548 ; 80 ; 0.096 ; 0.816 ; -; Cell ; ; 14 ; 0.531 ; 17 ; 0.000 ; 0.122 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; 6.150 ; 3.202 ; ; ; ; ; ; data path ; -; 3.071 ; 0.123 ; FF ; uTco ; 1 ; FF_X79_Y153_N40 ; ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|q ; -; 3.115 ; 0.044 ; FF ; CELL ; 2 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE~la_lab/laboutb[6] ; -; 3.931 ; 0.816 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|dataf ; -; 3.958 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|combout ; -; 3.964 ; 0.006 ; FF ; CELL ; 70 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20~la_mlab/laboutt[7] ; -; 4.457 ; 0.493 ; FF ; IC ; 1 ; LABCELL_X68_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~31|datae ; -; 4.531 ; 0.074 ; FR ; CELL ; 2 ; LABCELL_X68_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~31|combout ; -; 4.535 ; 0.004 ; RR ; CELL ; 7 ; LABCELL_X68_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~31~la_lab/laboutb[12] ; -; 4.669 ; 0.134 ; RR ; IC ; 1 ; MLABCELL_X69_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|shift_right_0~9|datac ; -; 4.755 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X69_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|shift_right_0~9|combout ; -; 4.761 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X69_Y151_N54 ; High Speed ; vx_execute|[0].vx_alu|shift_right_0~9~la_mlab/laboutb[17] ; -; 4.857 ; 0.096 ; RR ; IC ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50|datab ; -; 4.979 ; 0.122 ; RR ; CELL ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50|combout ; -; 4.985 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y151_N51 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~50~la_mlab/laboutb[15] ; -; 5.210 ; 0.225 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|datad ; -; 5.288 ; 0.078 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52|combout ; -; 5.294 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N45 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~52~la_mlab/laboutb[11] ; -; 6.078 ; 0.784 ; RR ; IC ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|datad ; -; 6.150 ; 0.072 ; RR ; CELL ; 1 ; LABCELL_X46_Y153_N33 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~54|combout ; -; 6.150 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|d ; -; 6.150 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N34 ; High Speed ; vx_e_m_reg|alu_result[7] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.503 ; 0.168 ; ; uTsu ; 1 ; FF_X46_Y153_N34 ; ; vx_e_m_reg|alu_result[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1861: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.849 ; 88 ; 0.104 ; 1.378 ; -; Cell ; ; 12 ; 0.272 ; 8 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.211 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.241 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N8 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.164 ; ; uTsu ; 1 ; FF_X101_Y162_N8 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1862: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.265 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.267 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.750 ; 84 ; 0.106 ; 1.220 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.265 ; 3.267 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.148 ; 1.220 ; FF ; IC ; 1 ; MLABCELL_X101_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~738|datab ; -; 6.265 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X101_Y160_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~738|combout ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2]|d ; -; 6.265 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N29 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.181 ; ; uTsu ; 1 ; FF_X101_Y160_N29 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1863: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.272 ; -; Data Required Time ; 5.625 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.274 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.811 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 10 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.272 ; 3.274 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.510 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.541 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.545 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.244 ; 0.699 ; RR ; IC ; 1 ; MLABCELL_X103_Y148_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~914|dataf ; -; 6.272 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X103_Y148_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~914|combout ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y148_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18]|d ; -; 6.272 ; 0.000 ; FF ; CELL ; 1 ; FF_X103_Y148_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X103_Y148_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y148_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.625 ; 0.182 ; ; uTsu ; 1 ; FF_X103_Y148_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1864: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_d_e_reg|csr_mask[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.594 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.036 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.665 ; 82 ; 0.119 ; 0.840 ; -; Cell ; ; 14 ; 0.457 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.187 ; 79 ; 0.000 ; 2.187 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.599 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.387 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.414 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.420 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.704 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.730 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.736 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.154 ; 0.418 ; FF ; IC ; 1 ; MLABCELL_X76_Y150_N30 ; High Speed ; vx_d_e_reg|i531~22|datac ; -; 6.241 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X76_Y150_N30 ; High Speed ; vx_d_e_reg|i531~22|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y150_N32 ; High Speed ; vx_d_e_reg|csr_mask[22]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X76_Y150_N32 ; High Speed ; vx_d_e_reg|csr_mask[22] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.252 ; 2.187 ; RR ; IC ; 1 ; FF_X76_Y150_N32 ; High Speed ; vx_d_e_reg|csr_mask[22]|clk ; -; 5.252 ; 0.000 ; RR ; CELL ; 1 ; FF_X76_Y150_N32 ; High Speed ; vx_d_e_reg|csr_mask[22] ; -; 5.462 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.594 ; 0.162 ; ; uTsu ; 1 ; FF_X76_Y150_N32 ; ; vx_d_e_reg|csr_mask[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1865: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.200 ; -; Data Required Time ; 5.553 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.208 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.620 ; 82 ; 0.192 ; 0.884 ; -; Cell ; ; 12 ; 0.461 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.200 ; 3.208 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.938 ; 0.076 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.943 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.135 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.221 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.226 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.431 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.527 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.532 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.189 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.282 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.288 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.172 ; 0.884 ; RR ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.200 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.200 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.200 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.553 ; 0.160 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1866: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.739 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.392 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.509 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.536 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.541 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.170 ; 0.629 ; RR ; IC ; 1 ; LABCELL_X104_Y160_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~974|datac ; -; 6.250 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X104_Y160_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~974|combout ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE|d ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X104_Y160_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y160_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.167 ; ; uTsu ; 1 ; FF_X104_Y160_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1867: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[19] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.282 ; -; Data Required Time ; 5.635 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.091 ; ; ; ; ; ; -; Data Delay ; 2.227 ; ; ; ; ; ; -; Number of Logic Levels ; ; 3 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.312 ; 76 ; 0.000 ; 2.312 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 3 ; 1.903 ; 85 ; 0.392 ; 0.786 ; -; Cell ; ; 8 ; 0.191 ; 9 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.195 ; 80 ; 0.000 ; 2.195 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.055 ; 3.055 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.055 ; 2.312 ; FF ; IC ; 1 ; FF_X92_Y148_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19]|clk ; -; 4.055 ; 0.000 ; FR ; CELL ; 1 ; FF_X92_Y148_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19] ; -; 6.282 ; 2.227 ; ; ; ; ; ; data path ; -; 4.188 ; 0.133 ; FF ; uTco ; 1 ; FF_X92_Y148_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19]|q ; -; 4.231 ; 0.043 ; FF ; CELL ; 1 ; FF_X92_Y148_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|out_src1_data[19]~la_mlab/laboutt[9] ; -; 4.956 ; 0.725 ; FF ; IC ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|dataf ; -; 4.982 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43|combout ; -; 4.987 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y154_N18 ; High Speed ; vx_decode|out_a_reg_data[0]~43~la_lab/laboutt[13] ; -; 5.773 ; 0.786 ; FF ; IC ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|dataf ; -; 5.799 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44|combout ; -; 5.804 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X75_Y154_N3 ; High Speed ; vx_decode|out_a_reg_data[0]~44~la_lab/laboutt[3] ; -; 6.196 ; 0.392 ; FF ; IC ; 1 ; MLABCELL_X74_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_one|i199~14|datae ; -; 6.282 ; 0.086 ; FF ; CELL ; 1 ; MLABCELL_X74_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_one|i199~14|combout ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19]|d ; -; 6.282 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.260 ; 2.195 ; RR ; IC ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19]|clk ; -; 5.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y159_N40 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[19] ; -; 5.464 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.635 ; 0.201 ; ; uTsu ; 1 ; FF_X74_Y159_N40 ; ; vx_fetch|VX_Warp_one|real_PC[19] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1868: Setup slack is -0.647 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.647 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.262 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.745 ; 84 ; 0.106 ; 1.215 ; -; Cell ; ; 12 ; 0.396 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.260 ; 3.262 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.143 ; 1.215 ; FF ; IC ; 1 ; MLABCELL_X101_Y160_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~994|datab ; -; 6.260 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X101_Y160_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~994|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X101_Y160_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y160_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y160_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1869: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[7] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.366 ; 79 ; 0.000 ; 2.366 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.694 ; 83 ; 0.116 ; 1.036 ; -; Cell ; ; 14 ; 0.435 ; 13 ; 0.000 ; 0.095 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.993 ; 2.993 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.993 ; 2.366 ; RR ; IC ; 1 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7]|clk ; -; 2.993 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7] ; -; 6.245 ; 3.252 ; ; ; ; ; ; data path ; -; 3.116 ; 0.123 ; FF ; uTco ; 1 ; FF_X51_Y160_N17 ; ; vx_csr_handler|decode_csr_address[7]|q ; -; 3.191 ; 0.075 ; FF ; CELL ; 224 ; FF_X51_Y160_N17 ; High Speed ; vx_csr_handler|decode_csr_address[7]~la_lab/laboutt[11] ; -; 4.227 ; 1.036 ; FF ; IC ; 1 ; MLABCELL_X39_Y145_N27 ; High Speed ; vx_csr_handler|Mux_3~179|datae ; -; 4.322 ; 0.095 ; FR ; CELL ; 1 ; MLABCELL_X39_Y145_N27 ; High Speed ; vx_csr_handler|Mux_3~179|combout ; -; 4.328 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X39_Y145_N27 ; High Speed ; vx_csr_handler|Mux_3~179~la_mlab/laboutt[19] ; -; 4.444 ; 0.116 ; RR ; IC ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|datad ; -; 4.524 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190|combout ; -; 4.529 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X38_Y145_N42 ; High Speed ; vx_csr_handler|Mux_3~190~la_lab/laboutb[9] ; -; 5.045 ; 0.516 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|dataf ; -; 5.071 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254|combout ; -; 5.075 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N48 ; High Speed ; vx_csr_handler|Mux_3~254~la_lab/laboutb[12] ; -; 5.202 ; 0.127 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|datac ; -; 5.285 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.289 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.066 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.092 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.097 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.219 ; 0.122 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.245 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.462 ; 2.962 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.462 ; 0.209 ; ; ; ; ; ; clock pessimism removed ; -; 5.432 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.167 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1870: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|wb[0] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.195 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.197 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.598 ; 81 ; 0.123 ; 0.657 ; -; Cell ; ; 14 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0] ; -; 6.195 ; 3.197 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N14 ; ; vx_d_e_reg|wb[0]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0]~la_lab/laboutt[9] ; -; 3.776 ; 0.612 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2|datae ; -; 3.860 ; 0.084 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2|combout ; -; 3.865 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2~la_mlab/laboutt[2] ; -; 3.988 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datad ; -; 4.067 ; 0.079 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.072 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.277 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.373 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.378 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.035 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.128 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.134 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.500 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.528 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.532 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.167 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.195 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.195 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.195 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1871: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|wb[0] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.194 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.196 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.597 ; 81 ; 0.123 ; 0.657 ; -; Cell ; ; 14 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0] ; -; 6.194 ; 3.196 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N14 ; ; vx_d_e_reg|wb[0]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0]~la_lab/laboutt[9] ; -; 3.776 ; 0.612 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2|datae ; -; 3.860 ; 0.084 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2|combout ; -; 3.865 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2~la_mlab/laboutt[2] ; -; 3.988 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datad ; -; 4.067 ; 0.079 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.072 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.277 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.373 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.378 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.035 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.128 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.134 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.500 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.528 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.532 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.166 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.194 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.194 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.194 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1872: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.251 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.253 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.729 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.402 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.251 ; 3.253 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.378 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.458 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.462 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.158 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|datad ; -; 6.251 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|combout ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE|d ; -; 6.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X103_Y161_N49 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1873: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.476 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.507 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.511 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.221 ; 0.710 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X99_Y145_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~694|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X99_Y145_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][22]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1874: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.841 ; 87 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.287 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.501 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.532 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.536 ; 0.004 ; RR ; CELL ; 27 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[6] ; -; 6.221 ; 0.685 ; RR ; IC ; 1 ; LABCELL_X102_Y147_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1013|dataf ; -; 6.248 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y147_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1013|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y147_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X102_Y147_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][21] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1875: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.200 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.076 ; ; ; ; ; ; -; Data Delay ; 3.202 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.743 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.147 ; 79 ; 0.000 ; 2.147 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.200 ; 3.202 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.337 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.367 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.371 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.173 ; 0.802 ; RR ; IC ; 1 ; LABCELL_X83_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~488|dataf ; -; 6.200 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X83_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~488|combout ; -; 6.200 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8]|d ; -; 6.200 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.422 ; 2.922 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.212 ; 2.147 ; RR ; IC ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8]|clk ; -; 5.212 ; 0.000 ; RR ; CELL ; 1 ; FF_X83_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -; 5.422 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.392 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.162 ; ; uTsu ; 1 ; FF_X83_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1876: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.468 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.499 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.503 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.206 ; 0.703 ; RR ; IC ; 1 ; MLABCELL_X92_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~687|dataf ; -; 6.234 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y163_N12 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~687|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N13 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.167 ; ; uTsu ; 1 ; FF_X92_Y163_N13 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1877: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.783 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.227 ; 3.229 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.448 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.475 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.481 ; 0.006 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[3] ; -; 6.200 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|dataf ; -; 6.227 ; 0.027 ; RR ; CELL ; 1 ; LABCELL_X89_Y159_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~841|combout ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|d ; -; 6.227 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y159_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1878: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.747 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.384 ; 12 ; 0.000 ; 0.086 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.415 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.442 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.447 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.164 ; 0.717 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|datac ; -; 6.250 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~903|combout ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|d ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X107_Y157_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1879: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.668 ; 82 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.334 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.414 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.418 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.154 ; 0.736 ; RR ; IC ; 1 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|datac ; -; 6.236 ; 0.082 ; RR ; CELL ; 2 ; LABCELL_X95_Y164_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~879|combout ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|d ; -; 6.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y164_N14 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.166 ; ; uTsu ; 1 ; FF_X95_Y164_N14 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1880: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.781 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.432 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.464 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.468 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.219 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|dataf ; -; 6.245 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X107_Y150_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~793|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N28 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y150_N28 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][25] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1881: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.583 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.766 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.229 ; 3.231 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.487 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.515 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.521 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.202 ; 0.681 ; RR ; IC ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|dataf ; -; 6.229 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y161_N18 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~977|combout ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|d ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y161_N19 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.583 ; 0.165 ; ; uTsu ; 1 ; FF_X89_Y161_N19 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1882: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.590 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.270 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.297 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.303 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[18] ; -; 6.208 ; 0.905 ; RR ; IC ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|dataf ; -; 6.236 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X109_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~260|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y154_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.590 ; 0.162 ; ; uTsu ; 1 ; FF_X109_Y154_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][4] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1883: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_d_e_reg|b_reg_data[17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.552 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.078 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.632 ; 82 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.446 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.145 ; 79 ; 0.000 ; 2.145 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.198 ; 3.200 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.209 ; 0.089 ; RR ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.364 ; 0.155 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.392 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.397 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.251 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.335 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.340 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.448 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.521 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.525 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.276 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.302 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.308 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.072 ; 0.764 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|datab ; -; 6.198 ; 0.126 ; FR ; CELL ; 1 ; LABCELL_X79_Y152_N33 ; High Speed ; vx_d_e_reg|i385~54|combout ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|d ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.420 ; 2.920 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.210 ; 2.145 ; RR ; IC ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17]|clk ; -; 5.210 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y152_N34 ; High Speed ; vx_d_e_reg|b_reg_data[17] ; -; 5.420 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.390 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.552 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y152_N34 ; ; vx_d_e_reg|b_reg_data[17] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1884: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.196 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.204 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.510 ; 78 ; 0.118 ; 0.930 ; -; Cell ; ; 12 ; 0.568 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.196 ; 3.204 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.239 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.169 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.196 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.196 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.196 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1885: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.829 ; 87 ; 0.104 ; 1.351 ; -; Cell ; ; 12 ; 0.293 ; 9 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.213 ; 1.351 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|dataf ; -; 6.241 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X101_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~846|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N55 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X101_Y162_N55 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1886: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[22] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.201 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.209 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.682 ; 84 ; 0.115 ; 0.944 ; -; Cell ; ; 12 ; 0.402 ; 13 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.201 ; 3.209 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.228 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.172 ; 0.944 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|dataf ; -; 6.201 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N33 ; High Speed ; vx_d_e_reg|i385~69|combout ; -; 6.201 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|d ; -; 6.201 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N35 ; High Speed ; vx_d_e_reg|b_reg_data[22] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N35 ; ; vx_d_e_reg|b_reg_data[22] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1887: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.201 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.209 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.681 ; 84 ; 0.115 ; 0.943 ; -; Cell ; ; 12 ; 0.403 ; 13 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.201 ; 3.209 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.228 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.171 ; 0.943 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|dataf ; -; 6.201 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N36 ; High Speed ; vx_d_e_reg|i385~63|combout ; -; 6.201 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|d ; -; 6.201 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N37 ; High Speed ; vx_d_e_reg|b_reg_data[20] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.162 ; ; uTsu ; 1 ; FF_X79_Y149_N37 ; ; vx_d_e_reg|b_reg_data[20] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1888: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[10] ; -; Launch Clock ; clk (INVERTED) ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 1.500 ; ; ; ; ; ; -; Clock Skew ; -0.107 ; ; ; ; ; ; -; Data Delay ; 2.174 ; ; ; ; ; ; -; Number of Logic Levels ; ; 2 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.330 ; 76 ; 0.000 ; 2.330 ; -; Cell ; ; 4 ; 0.743 ; 24 ; 0.000 ; 0.405 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 2 ; 1.870 ; 86 ; 0.742 ; 1.128 ; -; Cell ; ; 6 ; 0.171 ; 8 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.133 ; 6 ; 0.133 ; 0.133 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ -; 1.000 ; 1.000 ; ; ; ; ; ; launch edge time ; -; 4.073 ; 3.073 ; ; ; ; ; ; clock path ; -; 1.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 1.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 1.000 ; 0.000 ; FF ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 1.405 ; 0.405 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 1.483 ; 0.078 ; FF ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 1.483 ; 0.000 ; FF ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 1.743 ; 0.260 ; FF ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 4.073 ; 2.330 ; FF ; IC ; 1 ; FF_X102_Y155_N44 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10]|clk ; -; 4.073 ; 0.000 ; FR ; CELL ; 1 ; FF_X102_Y155_N44 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10] ; -; 6.247 ; 2.174 ; ; ; ; ; ; data path ; -; 4.206 ; 0.133 ; FF ; uTco ; 1 ; FF_X102_Y155_N44 ; ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10]|q ; -; 4.250 ; 0.044 ; FF ; CELL ; 2 ; FF_X102_Y155_N44 ; High Speed ; vx_decode|VX_Context_one|vx_register_file_master|out_src1_data[10]~la_lab/laboutb[9] ; -; 4.992 ; 0.742 ; FF ; IC ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|datad ; -; 5.084 ; 0.092 ; FF ; CELL ; 1 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93|combout ; -; 5.090 ; 0.006 ; FF ; CELL ; 4 ; MLABCELL_X80_Y154_N54 ; High Speed ; vx_decode|out_a_reg_data[0]~93~la_mlab/laboutb[17] ; -; 6.218 ; 1.128 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|dataf ; -; 6.247 ; 0.029 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~41|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[10] ; -; 5.466 ; 0.204 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.165 ; ; uTsu ; 1 ; FF_X69_Y158_N49 ; ; vx_fetch|VX_Warp_three|real_PC[10] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1889: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.201 ; -; Data Required Time ; 5.555 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.076 ; ; ; ; ; ; -; Data Delay ; 3.203 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.741 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.341 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.147 ; 79 ; 0.000 ; 2.147 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.201 ; 3.203 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.929 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.336 ; 0.407 ; FF ; IC ; 1 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|dataf ; -; 5.363 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8|combout ; -; 5.369 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X90_Y152_N27 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~8~la_mlab/laboutt[19] ; -; 6.173 ; 0.804 ; RR ; IC ; 1 ; LABCELL_X83_Y160_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~273|dataf ; -; 6.201 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X83_Y160_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~273|combout ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y160_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17]|d ; -; 6.201 ; 0.000 ; FF ; CELL ; 1 ; FF_X83_Y160_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.422 ; 2.922 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.212 ; 2.147 ; RR ; IC ; 1 ; FF_X83_Y160_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17]|clk ; -; 5.212 ; 0.000 ; RR ; CELL ; 1 ; FF_X83_Y160_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17] ; -; 5.422 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.392 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.555 ; 0.163 ; ; uTsu ; 1 ; FF_X83_Y160_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[8][17] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1890: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.043 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.723 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.180 ; 79 ; 0.000 ; 2.180 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.564 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.592 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.597 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.154 ; 0.557 ; RR ; IC ; 1 ; LABCELL_X97_Y163_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~968|datac ; -; 6.237 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X97_Y163_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~968|combout ; -; 6.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8]|d ; -; 6.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.455 ; 2.955 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.245 ; 2.180 ; RR ; IC ; 1 ; FF_X97_Y163_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8]|clk ; -; 5.245 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y163_N1 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8] ; -; 5.455 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.425 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.166 ; ; uTsu ; 1 ; FF_X97_Y163_N1 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1891: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.268 ; -; Data Required Time ; 5.622 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.011 ; ; ; ; ; ; -; Data Delay ; 3.270 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.199 ; 80 ; 0.000 ; 2.199 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.268 ; 3.270 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.523 ; 0.006 ; FF ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.241 ; 0.718 ; FF ; IC ; 1 ; LABCELL_X108_Y155_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~743|dataf ; -; 6.268 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X108_Y155_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~743|combout ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y155_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7]|d ; -; 6.268 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y155_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.487 ; 2.987 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.264 ; 2.199 ; RR ; IC ; 1 ; FF_X108_Y155_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7]|clk ; -; 5.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y155_N17 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7] ; -; 5.487 ; 0.223 ; ; ; ; ; ; clock pessimism removed ; -; 5.457 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.622 ; 0.165 ; ; uTsu ; 1 ; FF_X108_Y155_N17 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][7] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1892: Setup slack is -0.646 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.257 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.646 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.259 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.749 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.389 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.257 ; 3.259 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.411 ; 0.483 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|datad ; -; 5.491 ; 0.080 ; FR ; CELL ; 1 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27|combout ; -; 5.495 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X95_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~27~la_lab/laboutt[4] ; -; 6.231 ; 0.736 ; RR ; IC ; 1 ; MLABCELL_X98_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~869|dataf ; -; 6.257 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X98_Y163_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~869|combout ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5]|d ; -; 6.257 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X98_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y163_N10 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.182 ; ; uTsu ; 1 ; FF_X98_Y163_N10 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[27][5] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1893: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.240 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.620 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.494 ; 15 ; 0.000 ; 0.113 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.232 ; 3.240 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.919 ; 0.113 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.925 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[4] ; -; 4.076 ; 0.151 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datac ; -; 4.163 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.169 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.284 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.310 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.315 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.078 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.156 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.162 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.438 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.464 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.470 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.158 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.232 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1894: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+----------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------+ -; Property ; Value ; -+--------------------+-------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+-------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.633 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.480 ; 15 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.056 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.163 ; 0.107 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.169 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.284 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.310 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.315 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.078 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.156 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.162 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.438 ; 0.276 ; FF ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.464 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.470 ; 0.006 ; RR ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.158 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.232 ; 0.074 ; RR ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.232 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.200 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1895: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|rd[4] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.643 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.485 ; 15 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y153_N19 ; ; vx_d_e_reg|rd[4]|q ; -; 3.187 ; 0.068 ; FF ; CELL ; 4 ; FF_X77_Y153_N19 ; High Speed ; vx_d_e_reg|rd[4]~la_lab/laboutt[12] ; -; 3.855 ; 0.668 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datad ; -; 3.929 ; 0.074 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.933 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.056 ; 0.123 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|dataa ; -; 4.163 ; 0.107 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.169 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.284 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.310 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.315 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.078 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.156 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.162 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.876 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.906 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.912 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.172 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.247 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1896: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.602 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.630 ; 81 ; 0.115 ; 0.763 ; -; Cell ; ; 14 ; 0.499 ; 15 ; 0.000 ; 0.113 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.247 ; 3.255 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.919 ; 0.113 ; RF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.925 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[4] ; -; 4.076 ; 0.151 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datac ; -; 4.163 ; 0.087 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.169 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.284 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.310 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.315 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.078 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.156 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.162 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.876 ; 0.714 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|dataf ; -; 5.906 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36|combout ; -; 5.912 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N6 ; High Speed ; vx_fetch|VX_Warp_three|i199~36~la_mlab/laboutt[4] ; -; 6.172 ; 0.260 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|datae ; -; 6.247 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N0 ; High Speed ; vx_fetch|VX_Warp_three|i199~37|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N1 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.602 ; 0.165 ; ; uTsu ; 1 ; FF_X71_Y158_N1 ; ; vx_fetch|VX_Warp_three|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1897: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-----------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------+ -; Property ; Value ; -+--------------------+--------------------------+ -; From Node ; vx_d_e_reg|a_reg_data[3] ; -; To Node ; vx_e_m_reg|alu_result[2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.146 ; -; Data Required Time ; 5.501 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+--------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.072 ; ; ; ; ; ; -; Data Delay ; 3.209 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.310 ; 79 ; 0.000 ; 2.310 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.590 ; 81 ; 0.109 ; 0.927 ; -; Cell ; ; 14 ; 0.436 ; 14 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.183 ; 6 ; 0.183 ; 0.183 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.937 ; 2.937 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.937 ; 2.310 ; RR ; IC ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]|clk ; -; 2.937 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3] ; -; 6.146 ; 3.209 ; ; ; ; ; ; data path ; -; 3.120 ; 0.183 ; FF ; uTco ; 1 ; FF_X79_Y154_N32 ; ; vx_d_e_reg|a_reg_data[3]|q ; -; 3.167 ; 0.047 ; FF ; CELL ; 16 ; FF_X79_Y154_N32 ; High Speed ; vx_d_e_reg|a_reg_data[3]~la_lab/laboutb[1] ; -; 4.094 ; 0.927 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N6 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~27|datad ; -; 4.174 ; 0.080 ; FF ; CELL ; 1 ; LABCELL_X73_Y153_N6 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~27|combout ; -; 4.179 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X73_Y153_N6 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~27~la_lab/laboutt[5] ; -; 4.288 ; 0.109 ; FF ; IC ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|dataa ; -; 4.415 ; 0.127 ; FR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35|combout ; -; 4.419 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X73_Y153_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~35~la_lab/laboutb[12] ; -; 4.636 ; 0.217 ; RR ; IC ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|datae ; -; 4.711 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47|combout ; -; 4.715 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X73_Y151_N48 ; High Speed ; vx_execute|[0].vx_alu|LessThan_1~47~la_lab/laboutb[12] ; -; 5.148 ; 0.433 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|dataf ; -; 5.175 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14|combout ; -; 5.181 ; 0.006 ; FF ; CELL ; 7 ; MLABCELL_X69_Y153_N54 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~14~la_mlab/laboutb[17] ; -; 5.338 ; 0.157 ; FF ; IC ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|dataf ; -; 5.366 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22|combout ; -; 5.371 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X68_Y153_N0 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~22~la_lab/laboutt[1] ; -; 6.118 ; 0.747 ; FF ; IC ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|dataf ; -; 6.146 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X46_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~23|combout ; -; 6.146 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|d ; -; 6.146 ; 0.000 ; FF ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N43 ; High Speed ; vx_e_m_reg|alu_result[2] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.501 ; 0.166 ; ; uTsu ; 1 ; FF_X46_Y153_N43 ; ; vx_e_m_reg|alu_result[2] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1898: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|wb[0] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.194 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.595 ; 81 ; 0.123 ; 0.657 ; -; Cell ; ; 14 ; 0.477 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0] ; -; 6.192 ; 3.194 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N14 ; ; vx_d_e_reg|wb[0]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N14 ; High Speed ; vx_d_e_reg|wb[0]~la_lab/laboutt[9] ; -; 3.776 ; 0.612 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2|datae ; -; 3.860 ; 0.084 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2|combout ; -; 3.865 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X80_Y153_N3 ; High Speed ; vx_forwarding|src1_exe_fwd~2~la_mlab/laboutt[2] ; -; 3.988 ; 0.123 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datad ; -; 4.067 ; 0.079 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.072 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.277 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.373 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.378 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.035 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.128 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.134 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.500 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.528 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.532 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.164 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.192 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1899: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.222 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.053 ; ; ; ; ; ; -; Data Delay ; 3.224 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.170 ; 79 ; 0.000 ; 2.170 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.222 ; 3.224 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.405 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.485 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.490 ; 0.005 ; RR ; CELL ; 11 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[5] ; -; 6.195 ; 0.705 ; RR ; IC ; 1 ; LABCELL_X89_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~744|dataf ; -; 6.222 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X89_Y162_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~744|combout ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8]|d ; -; 6.222 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.445 ; 2.945 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.235 ; 2.170 ; RR ; IC ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8]|clk ; -; 5.235 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y162_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -; 5.445 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.415 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.162 ; ; uTsu ; 1 ; FF_X89_Y162_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1900: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 86 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.879 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.904 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.909 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.532 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.560 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.565 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.169 ; 0.604 ; RR ; IC ; 1 ; LABCELL_X104_Y147_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~978|datad ; -; 6.249 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y147_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~978|combout ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18]|d ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y147_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y147_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][18] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1901: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.776 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.354 ; 11 ; 0.000 ; 0.094 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.487 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.516 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.521 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.156 ; 0.635 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~647|datac ; -; 6.250 ; 0.094 ; RR ; CELL ; 1 ; MLABCELL_X105_Y159_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~647|combout ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7]|d ; -; 6.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N41 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.169 ; ; uTsu ; 1 ; FF_X105_Y159_N41 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1902: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.250 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.252 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.794 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.336 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.250 ; 3.252 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.524 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.552 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.557 ; 0.005 ; RR ; CELL ; 20 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[10] ; -; 6.222 ; 0.665 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|dataf ; -; 6.250 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~985|combout ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE|d ; -; 6.250 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.168 ; ; uTsu ; 1 ; FF_X107_Y150_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1903: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.227 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.229 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.773 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.227 ; 3.229 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.477 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.199 ; 0.722 ; RR ; IC ; 1 ; MLABCELL_X92_Y160_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~561|dataf ; -; 6.227 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y160_N48 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~561|combout ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17]|d ; -; 6.227 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y160_N50 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.162 ; ; uTsu ; 1 ; FF_X92_Y160_N50 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1904: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.769 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.446 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.473 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.479 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.208 ; 0.729 ; RR ; IC ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|dataf ; -; 6.236 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y161_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1905: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.344 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.450 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.477 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.482 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.209 ; 0.727 ; RR ; IC ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|dataf ; -; 6.236 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y162_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1906: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.245 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.247 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.799 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.245 ; 3.247 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.218 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|dataf ; -; 6.245 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~910|combout ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|d ; -; 6.245 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.164 ; ; uTsu ; 1 ; FF_X102_Y161_N4 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1907: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.034 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.801 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.326 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.189 ; 79 ; 0.000 ; 2.189 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.498 ; 0.623 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|dataf ; -; 5.526 ; 0.028 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30|combout ; -; 5.532 ; 0.006 ; RR ; CELL ; 12 ; MLABCELL_X96_Y154_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~30~la_mlab/laboutt[11] ; -; 6.219 ; 0.687 ; RR ; IC ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|dataf ; -; 6.246 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X95_Y144_N30 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~986|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.464 ; 2.964 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.254 ; 2.189 ; RR ; IC ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26]|clk ; -; 5.254 ; 0.000 ; RR ; CELL ; 1 ; FF_X95_Y144_N31 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -; 5.464 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.434 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.167 ; ; uTsu ; 1 ; FF_X95_Y144_N31 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][26] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1908: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.767 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.445 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.477 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.205 ; 0.728 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|dataf ; -; 6.232 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1909: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.258 ; -; Data Required Time ; 5.613 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.260 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.728 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.411 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.258 ; 3.260 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.432 ; 0.568 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|dataf ; -; 5.464 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24|combout ; -; 5.468 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y154_N54 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~24~la_lab/laboutb[16] ; -; 6.166 ; 0.698 ; RR ; IC ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|datac ; -; 6.258 ; 0.092 ; RR ; CELL ; 1 ; MLABCELL_X109_Y152_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~772|combout ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|d ; -; 6.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X109_Y152_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.613 ; 0.176 ; ; uTsu ; 1 ; FF_X109_Y152_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][4] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1910: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.752 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.372 ; 11 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.404 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.481 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.217 ; 0.732 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|dataf ; -; 6.243 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X105_Y159_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~583|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][7] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1911: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.039 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.770 ; 85 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.351 ; 11 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.184 ; 79 ; 0.000 ; 2.184 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.375 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.452 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.457 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.214 ; 0.757 ; RR ; IC ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|dataf ; -; 6.241 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y143_N51 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~607|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.459 ; 2.959 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.249 ; 2.184 ; RR ; IC ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31]|clk ; -; 5.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y143_N52 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -; 5.459 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.429 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y143_N52 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][31] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1912: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.756 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.374 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.276 ; 0.448 ; FF ; IC ; 1 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|dataf ; -; 5.306 ; 0.030 ; FR ; CELL ; 2 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15|combout ; -; 5.310 ; 0.004 ; RR ; CELL ; 31 ; LABCELL_X89_Y152_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~15~la_lab/laboutb[16] ; -; 6.163 ; 0.853 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|datac ; -; 6.249 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X101_Y161_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~491|combout ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|d ; -; 6.249 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N25 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y161_N25 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[15][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1913: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.731 ; 84 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.391 ; 12 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.898 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.923 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.928 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.437 ; 0.509 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|datad ; -; 5.517 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23|combout ; -; 5.521 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X99_Y153_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~23~la_lab/laboutt[4] ; -; 6.213 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~764|dataf ; -; 6.241 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~764|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y144_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[23][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1914: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.225 ; -; Data Required Time ; 5.580 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.227 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.763 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.343 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.225 ; 3.227 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.477 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.583 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.655 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.660 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.754 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.780 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.784 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.911 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.936 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.941 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.533 ; 0.592 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|dataf ; -; 5.564 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31|combout ; -; 5.569 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X95_Y154_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~31~la_lab/laboutt[7] ; -; 6.197 ; 0.628 ; RR ; IC ; 1 ; LABCELL_X89_Y159_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1001|dataf ; -; 6.225 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X89_Y159_N27 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~1001|combout ; -; 6.225 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9]|d ; -; 6.225 ; 0.000 ; FF ; CELL ; 1 ; FF_X89_Y159_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X89_Y159_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X89_Y159_N29 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.580 ; 0.164 ; ; uTsu ; 1 ; FF_X89_Y159_N29 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[31][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1915: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.610 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.720 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.416 ; 13 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.491 ; 0.565 ; RR ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.517 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.522 ; 0.005 ; FF ; CELL ; 4 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[6] ; -; 6.169 ; 0.647 ; FF ; IC ; 1 ; MLABCELL_X96_Y161_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~742|datac ; -; 6.255 ; 0.086 ; FR ; CELL ; 1 ; MLABCELL_X96_Y161_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~742|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y161_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y161_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X96_Y161_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X96_Y161_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.610 ; 0.182 ; ; uTsu ; 1 ; FF_X96_Y161_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][6] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1916: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.114 ; -; Data Required Time ; 5.469 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.116 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.657 ; 85 ; 0.119 ; 1.148 ; -; Cell ; ; 10 ; 0.338 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.114 ; 3.116 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.966 ; 0.004 ; FF ; CELL ; 44 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[4] ; -; 6.114 ; 1.148 ; FF ; IC ; 1 ; FF_X69_Y159_N46 ; High Speed ; vx_f_d_reg|curr_PC[9]|ena ; -; 6.114 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N46 ; High Speed ; vx_f_d_reg|curr_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N46 ; High Speed ; vx_f_d_reg|curr_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N46 ; High Speed ; vx_f_d_reg|curr_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.469 ; 0.026 ; ; uTsu ; 1 ; FF_X69_Y159_N46 ; ; vx_f_d_reg|curr_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1917: Setup slack is -0.645 (VIOLATED) -=============================================================================== -+---------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------+ -; From Node ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; To Node ; vx_e_m_reg|alu_result[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.147 ; -; Data Required Time ; 5.502 ; -; Slack ; -0.645 (VIOLATED) ; -+--------------------+------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.083 ; ; ; ; ; ; -; Data Delay ; 3.199 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.321 ; 79 ; 0.000 ; 2.321 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.582 ; 81 ; 0.129 ; 0.816 ; -; Cell ; ; 14 ; 0.494 ; 15 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.123 ; 4 ; 0.123 ; 0.123 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.172 ; 79 ; 0.000 ; 2.172 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.948 ; 2.948 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.948 ; 2.321 ; RR ; IC ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|clk ; -; 2.948 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE ; -; 6.147 ; 3.199 ; ; ; ; ; ; data path ; -; 3.071 ; 0.123 ; FF ; uTco ; 1 ; FF_X79_Y153_N40 ; ; vx_d_e_reg|b_reg_data[0]~DUPLICATE|q ; -; 3.115 ; 0.044 ; FF ; CELL ; 2 ; FF_X79_Y153_N40 ; High Speed ; vx_d_e_reg|b_reg_data[0]~DUPLICATE~la_lab/laboutb[6] ; -; 3.931 ; 0.816 ; FF ; IC ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|dataf ; -; 3.958 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20|combout ; -; 3.964 ; 0.006 ; FF ; CELL ; 70 ; MLABCELL_X72_Y153_N9 ; High Speed ; vx_execute|[0].vx_alu|ALU_in2[0]~20~la_mlab/laboutt[7] ; -; 4.515 ; 0.551 ; FF ; IC ; 1 ; MLABCELL_X69_Y150_N36 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~11|datad ; -; 4.607 ; 0.092 ; FR ; CELL ; 1 ; MLABCELL_X69_Y150_N36 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~11|combout ; -; 4.613 ; 0.006 ; RR ; CELL ; 3 ; MLABCELL_X69_Y150_N36 ; High Speed ; vx_execute|[0].vx_alu|shift_right_1~11~la_mlab/laboutb[5] ; -; 4.814 ; 0.201 ; RR ; IC ; 1 ; MLABCELL_X67_Y150_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~38|datae ; -; 4.887 ; 0.073 ; RR ; CELL ; 1 ; MLABCELL_X67_Y150_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~38|combout ; -; 4.893 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X67_Y150_N18 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~38~la_mlab/laboutt[12] ; -; 5.022 ; 0.129 ; RR ; IC ; 1 ; LABCELL_X68_Y150_N36 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~39|datad ; -; 5.094 ; 0.072 ; RR ; CELL ; 1 ; LABCELL_X68_Y150_N36 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~39|combout ; -; 5.098 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X68_Y150_N36 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~39~la_lab/laboutb[4] ; -; 5.392 ; 0.294 ; RR ; IC ; 1 ; MLABCELL_X69_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~40|datac ; -; 5.478 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~40|combout ; -; 5.483 ; 0.005 ; RR ; CELL ; 1 ; MLABCELL_X69_Y153_N42 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~40~la_mlab/laboutb[8] ; -; 6.074 ; 0.591 ; RR ; IC ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|datad ; -; 6.147 ; 0.073 ; RR ; CELL ; 1 ; LABCELL_X46_Y153_N30 ; High Speed ; vx_execute|[0].vx_alu|Mux_31~42|combout ; -; 6.147 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|d ; -; 6.147 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.365 ; 2.865 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.237 ; 2.172 ; RR ; IC ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5]|clk ; -; 5.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X46_Y153_N31 ; High Speed ; vx_e_m_reg|alu_result[5] ; -; 5.365 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.335 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.502 ; 0.167 ; ; uTsu ; 1 ; FF_X46_Y153_N31 ; ; vx_e_m_reg|alu_result[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1918: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.612 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.192 ; 3.200 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[4] ; -; 4.089 ; 0.150 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datac ; -; 4.176 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.182 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.297 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.323 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.328 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.048 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.126 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.132 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.498 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.526 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.530 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.164 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.192 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1919: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.193 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.201 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.613 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.193 ; 3.201 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[4] ; -; 4.089 ; 0.150 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datac ; -; 4.176 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.182 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.297 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.323 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.328 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.048 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.126 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.132 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.498 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.526 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.530 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.165 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.193 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.193 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.193 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1920: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.625 ; 82 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.192 ; 3.200 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; FF ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.676 ; 0.514 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.759 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.763 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 4.090 ; 0.327 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataf ; -; 4.118 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.123 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.250 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.371 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.376 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.033 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.126 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.132 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.498 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.526 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.530 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.164 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.192 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1921: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.193 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.201 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.626 ; 82 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.193 ; 3.201 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; FF ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.676 ; 0.514 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.759 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.763 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 4.090 ; 0.327 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataf ; -; 4.118 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.123 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.250 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.371 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.376 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.033 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.126 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.132 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.498 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.526 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.530 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.165 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.193 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.193 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.193 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1922: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.105 ; -; Data Required Time ; 5.461 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.024 ; ; ; ; ; ; -; Data Delay ; 3.107 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.601 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.199 ; 80 ; 0.000 ; 2.199 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.105 ; 3.107 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.105 ; 0.256 ; FF ; IC ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11]|sload ; -; 6.105 ; 0.000 ; FF ; CELL ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.474 ; 2.974 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.264 ; 2.199 ; RR ; IC ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11]|clk ; -; 5.264 ; 0.000 ; RR ; CELL ; 1 ; FF_X72_Y161_N28 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[11] ; -; 5.474 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.444 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.461 ; 0.017 ; ; uTsu ; 1 ; FF_X72_Y161_N28 ; ; vx_fetch|VX_Warp_zero|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1923: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.099 ; -; Data Required Time ; 5.455 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.101 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.595 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.099 ; 3.101 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.099 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]|sload ; -; 6.099 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N7 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.455 ; 0.016 ; ; uTsu ; 1 ; FF_X71_Y160_N7 ; ; vx_fetch|VX_Warp_zero|real_PC[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1924: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.099 ; -; Data Required Time ; 5.455 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.101 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.595 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.099 ; 3.101 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.099 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5]|sload ; -; 6.099 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N26 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[5] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.455 ; 0.016 ; ; uTsu ; 1 ; FF_X71_Y160_N26 ; ; vx_fetch|VX_Warp_zero|real_PC[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1925: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.671 ; 82 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.452 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.370 ; 0.482 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|datad ; -; 5.450 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29|combout ; -; 5.454 ; 0.004 ; RR ; CELL ; 18 ; LABCELL_X95_Y153_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~29~la_lab/laboutt[12] ; -; 6.150 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|datad ; -; 6.243 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X103_Y161_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~942|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N50 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X103_Y161_N50 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[29][14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1926: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.194 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.196 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.622 ; 82 ; 0.192 ; 0.922 ; -; Cell ; ; 12 ; 0.452 ; 14 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.194 ; 3.196 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.810 ; 0.646 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datae ; -; 3.896 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.901 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[15] ; -; 4.093 ; 0.192 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datac ; -; 4.179 ; 0.086 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.184 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.389 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.485 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.490 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.147 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.240 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.245 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.167 ; 0.922 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.194 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.194 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.194 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1927: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.232 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.234 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.765 ; 85 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.232 ; 3.234 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.446 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.477 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.205 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|dataf ; -; 6.232 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|combout ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|d ; -; 6.232 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1928: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.255 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.257 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.689 ; 83 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.446 ; 14 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.255 ; 3.257 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.406 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.483 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.487 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.175 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|datac ; -; 6.255 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|combout ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|d ; -; 6.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1929: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.778 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.345 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.865 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.445 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.472 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.477 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.216 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|dataf ; -; 6.243 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|combout ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|d ; -; 6.243 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X108_Y157_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1930: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.221 ; -; Data Required Time ; 5.577 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.058 ; ; ; ; ; ; -; Data Delay ; 3.223 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.760 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.165 ; 79 ; 0.000 ; 2.165 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.221 ; 3.223 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.318 ; 0.454 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|dataf ; -; 5.347 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29|combout ; -; 5.351 ; 0.004 ; RR ; CELL ; 21 ; LABCELL_X95_Y153_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~29~la_lab/laboutb[14] ; -; 6.195 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|dataf ; -; 6.221 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X88_Y164_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~937|combout ; -; 6.221 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|d ; -; 6.221 ; 0.000 ; FF ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.440 ; 2.940 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.230 ; 2.165 ; RR ; IC ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9]|clk ; -; 5.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X88_Y164_N23 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -; 5.440 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.410 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.577 ; 0.167 ; ; uTsu ; 1 ; FF_X88_Y164_N23 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[29][9] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1931: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.718 ; 84 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.407 ; 13 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.155 ; 0.304 ; FF ; IC ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|dataf ; -; 5.184 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9|combout ; -; 5.188 ; 0.004 ; RR ; CELL ; 32 ; LABCELL_X91_Y153_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~9~la_lab/laboutb[16] ; -; 6.153 ; 0.965 ; RR ; IC ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|datad ; -; 6.244 ; 0.091 ; RR ; CELL ; 1 ; MLABCELL_X107_Y158_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~288|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y158_N20 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y158_N20 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[9][0] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1932: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.223 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.225 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.758 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.346 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.223 ; 3.225 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.852 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.442 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.471 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[13] ; -; 6.196 ; 0.719 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|dataf ; -; 6.223 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~648|combout ; -; 6.223 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|d ; -; 6.223 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N4 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N4 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1933: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|b_reg_data[30] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.206 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.509 ; 78 ; 0.118 ; 0.929 ; -; Cell ; ; 12 ; 0.571 ; 18 ; 0.000 ; 0.130 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.198 ; 3.206 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.091 ; 0.152 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.221 ; 0.130 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.226 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.344 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.455 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.460 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.143 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.234 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.240 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.169 ; 0.929 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|dataf ; -; 6.198 ; 0.029 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N57 ; High Speed ; vx_d_e_reg|i385~93|combout ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|d ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N58 ; High Speed ; vx_d_e_reg|b_reg_data[30] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N58 ; ; vx_d_e_reg|b_reg_data[30] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1934: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.823 ; 87 ; 0.104 ; 1.317 ; -; Cell ; ; 12 ; 0.301 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.218 ; 1.317 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~363|dataf ; -; 6.244 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~363|combout ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11]|d ; -; 6.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N34 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N34 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[11][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1935: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.233 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.047 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.721 ; 84 ; 0.104 ; 1.228 ; -; Cell ; ; 12 ; 0.392 ; 12 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.176 ; 79 ; 0.000 ; 2.176 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.233 ; 3.235 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.116 ; 1.228 ; FF ; IC ; 1 ; MLABCELL_X92_Y163_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~47|datab ; -; 6.233 ; 0.117 ; FR ; CELL ; 1 ; MLABCELL_X92_Y163_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~47|combout ; -; 6.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15]|d ; -; 6.233 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.451 ; 2.951 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.241 ; 2.176 ; RR ; IC ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15]|clk ; -; 5.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y163_N5 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -; 5.451 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.421 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.168 ; ; uTsu ; 1 ; FF_X92_Y163_N5 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[1][15] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1936: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.790 ; 86 ; 0.106 ; 1.300 ; -; Cell ; ; 12 ; 0.351 ; 11 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.138 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.259 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1937: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 86 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.347 ; 11 ; 0.000 ; 0.117 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.126 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|datab ; -; 6.243 ; 0.117 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~779|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N10 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X105_Y159_N10 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[24][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1938: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.259 ; -; Data Required Time ; 5.615 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.261 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.790 ; 86 ; 0.106 ; 1.300 ; -; Cell ; ; 12 ; 0.351 ; 11 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.259 ; 3.261 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.138 ; 1.300 ; FF ; IC ; 1 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|datab ; -; 6.259 ; 0.121 ; FR ; CELL ; 2 ; MLABCELL_X103_Y160_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~834|combout ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|d ; -; 6.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y160_N43 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.615 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y160_N43 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][2]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1939: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.596 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.862 ; 88 ; 0.106 ; 1.372 ; -; Cell ; ; 12 ; 0.260 ; 8 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.210 ; 1.372 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|dataf ; -; 6.240 ; 0.030 ; FR ; CELL ; 1 ; MLABCELL_X101_Y162_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~395|combout ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|d ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.596 ; 0.166 ; ; uTsu ; 1 ; FF_X101_Y162_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[12][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1940: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.597 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.849 ; 88 ; 0.104 ; 1.378 ; -; Cell ; ; 12 ; 0.272 ; 8 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.803 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.828 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.833 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 6.211 ; 1.378 ; FF ; IC ; 1 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|dataf ; -; 6.241 ; 0.030 ; FF ; CELL ; 2 ; MLABCELL_X101_Y162_N6 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~686|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y162_N7 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.597 ; 0.167 ; ; uTsu ; 1 ; FF_X101_Y162_N7 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][14]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1941: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|b_reg_data[21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.198 ; -; Data Required Time ; 5.554 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.069 ; ; ; ; ; ; -; Data Delay ; 3.206 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.678 ; 84 ; 0.115 ; 0.940 ; -; Cell ; ; 12 ; 0.403 ; 13 ; 0.000 ; 0.090 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.148 ; 79 ; 0.000 ; 2.148 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.198 ; 3.206 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.139 ; 0.138 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datad ; -; 4.229 ; 0.090 ; RF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.235 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.350 ; 0.115 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.376 ; 0.026 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.381 ; 0.005 ; FF ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.144 ; 0.763 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.222 ; 0.078 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.228 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 6.168 ; 0.940 ; FF ; IC ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|dataf ; -; 6.198 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X79_Y149_N42 ; High Speed ; vx_d_e_reg|i385~66|combout ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|d ; -; 6.198 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.423 ; 2.923 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.213 ; 2.148 ; RR ; IC ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21]|clk ; -; 5.213 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y149_N43 ; High Speed ; vx_d_e_reg|b_reg_data[21] ; -; 5.423 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.393 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.554 ; 0.161 ; ; uTsu ; 1 ; FF_X79_Y149_N43 ; ; vx_d_e_reg|b_reg_data[21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1942: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.236 ; -; Data Required Time ; 5.592 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.238 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.759 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.358 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.236 ; 3.238 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.366 ; 0.440 ; RR ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.394 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.398 ; 0.004 ; FF ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.209 ; 0.811 ; FF ; IC ; 1 ; MLABCELL_X98_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~646|dataf ; -; 6.236 ; 0.027 ; FF ; CELL ; 1 ; MLABCELL_X98_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~646|combout ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6]|d ; -; 6.236 ; 0.000 ; FF ; CELL ; 1 ; FF_X98_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X98_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X98_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.592 ; 0.165 ; ; uTsu ; 1 ; FF_X98_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][6] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1943: Setup slack is -0.644 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.239 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.644 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.038 ; ; ; ; ; ; -; Data Delay ; 3.241 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.761 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.359 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.185 ; 79 ; 0.000 ; 2.185 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.239 ; 3.241 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.918 ; 0.006 ; RR ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.462 ; 0.544 ; RR ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.488 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.494 ; 0.006 ; FF ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.211 ; 0.717 ; FF ; IC ; 1 ; MLABCELL_X107_Y154_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~900|dataf ; -; 6.239 ; 0.028 ; FF ; CELL ; 1 ; MLABCELL_X107_Y154_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~900|combout ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y154_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4]|d ; -; 6.239 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y154_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.460 ; 2.960 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.250 ; 2.185 ; RR ; IC ; 1 ; FF_X107_Y154_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4]|clk ; -; 5.250 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y154_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4] ; -; 5.460 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.430 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.165 ; ; uTsu ; 1 ; FF_X107_Y154_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][4] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1944: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.190 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.198 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.610 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.462 ; 14 ; 0.000 ; 0.127 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.190 ; 3.198 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.806 ; 0.627 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|dataa ; -; 3.933 ; 0.127 ; RR ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.939 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[4] ; -; 4.089 ; 0.150 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datac ; -; 4.176 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.182 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.297 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.323 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.328 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.048 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.126 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.132 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.498 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.526 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.530 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.162 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.190 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.190 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.190 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1945: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.640 ; 83 ; 0.135 ; 0.657 ; -; Cell ; ; 14 ; 0.434 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.192 ; 3.200 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.675 ; 0.496 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|datac ; -; 3.755 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.760 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.895 ; 0.135 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.921 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.926 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.277 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.370 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.375 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.032 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.125 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.131 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.497 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.525 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.529 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.164 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.192 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1946: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.191 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.199 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.639 ; 82 ; 0.135 ; 0.657 ; -; Cell ; ; 14 ; 0.434 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.191 ; 3.199 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.675 ; 0.496 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|datac ; -; 3.755 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.760 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.895 ; 0.135 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.921 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.926 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.277 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.370 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.375 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.032 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.125 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.131 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.497 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.525 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.529 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.163 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.191 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.191 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.191 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1947: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.190 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.198 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.623 ; 82 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.449 ; 14 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.190 ; 3.198 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; FF ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.676 ; 0.514 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.759 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.763 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 4.090 ; 0.327 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataf ; -; 4.118 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.123 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.250 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.371 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.376 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.033 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.126 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.132 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.498 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.526 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.530 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.162 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.190 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.190 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.190 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1948: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[1] ; -; To Node ; vx_d_e_reg|upper_immed[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.191 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.193 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.534 ; 79 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.537 ; 17 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1] ; -; 6.191 ; 3.193 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N10 ; ; vx_d_e_reg|rd[1]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]~la_lab/laboutt[6] ; -; 3.760 ; 0.596 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|datad ; -; 3.850 ; 0.090 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.856 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.010 ; 0.154 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.117 ; 0.107 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.122 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.249 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.370 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.375 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.032 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.125 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.131 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.497 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.525 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.529 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.163 ; 0.634 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|dataf ; -; 6.191 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N42 ; High Speed ; vx_d_e_reg|i486~6|combout ; -; 6.191 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|d ; -; 6.191 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N43 ; High Speed ; vx_d_e_reg|upper_immed[6] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N43 ; ; vx_d_e_reg|upper_immed[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1949: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[1] ; -; To Node ; vx_d_e_reg|upper_immed[5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.549 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.194 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.535 ; 79 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.537 ; 17 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1] ; -; 6.192 ; 3.194 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N10 ; ; vx_d_e_reg|rd[1]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]~la_lab/laboutt[6] ; -; 3.760 ; 0.596 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|datad ; -; 3.850 ; 0.090 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.856 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.010 ; 0.154 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.117 ; 0.107 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.122 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.249 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.370 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.375 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.032 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.125 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.131 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.497 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.525 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.529 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.164 ; 0.635 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|dataf ; -; 6.192 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N39 ; High Speed ; vx_d_e_reg|i486~5|combout ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|d ; -; 6.192 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N40 ; High Speed ; vx_d_e_reg|upper_immed[5] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.549 ; 0.162 ; ; uTsu ; 1 ; FF_X81_Y151_N40 ; ; vx_d_e_reg|upper_immed[5] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1950: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|csr_mask[10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.232 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.670 ; 83 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.441 ; 14 ; 0.000 ; 0.107 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.230 ; 3.232 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.492 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.518 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.123 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|datab ; -; 6.230 ; 0.107 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N12 ; High Speed ; vx_d_e_reg|i531~10|combout ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|d ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N14 ; High Speed ; vx_d_e_reg|csr_mask[10] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N14 ; ; vx_d_e_reg|csr_mask[10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1951: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.099 ; -; Data Required Time ; 5.456 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.101 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.595 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.099 ; 3.101 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.099 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE|sload ; -; 6.099 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N8 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.456 ; 0.017 ; ; uTsu ; 1 ; FF_X71_Y160_N8 ; ; vx_fetch|VX_Warp_zero|real_PC[7]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1952: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.745 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.244 ; 0.347 ; FF ; IC ; 1 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|datad ; -; 5.323 ; 0.079 ; FR ; CELL ; 2 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|combout ; -; 5.327 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4~la_lab/laboutb[8] ; -; 6.174 ; 0.847 ; RR ; IC ; 1 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|datac ; -; 6.261 ; 0.087 ; RR ; CELL ; 2 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+---------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N31 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y148_N31 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1953: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.033 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.334 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.190 ; 79 ; 0.000 ; 2.190 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.429 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.505 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.509 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.213 ; 0.704 ; RR ; IC ; 1 ; MLABCELL_X105_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~810|dataf ; -; 6.242 ; 0.029 ; RF ; CELL ; 1 ; MLABCELL_X105_Y157_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~810|combout ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10]|d ; -; 6.242 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.465 ; 2.965 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.255 ; 2.190 ; RR ; IC ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10]|clk ; -; 5.255 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y157_N44 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -; 5.465 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.435 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.164 ; ; uTsu ; 1 ; FF_X105_Y157_N44 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1954: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.261 ; -; Data Required Time ; 5.618 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.026 ; ; ; ; ; ; -; Data Delay ; 3.263 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.745 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.396 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.197 ; 80 ; 0.000 ; 2.197 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.261 ; 3.263 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.244 ; 0.347 ; FF ; IC ; 1 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|datad ; -; 5.323 ; 0.079 ; FR ; CELL ; 2 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4|combout ; -; 5.327 ; 0.004 ; RR ; CELL ; 23 ; LABCELL_X87_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~4~la_lab/laboutb[8] ; -; 6.174 ; 0.847 ; RR ; IC ; 1 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|datac ; -; 6.261 ; 0.087 ; RR ; CELL ; 2 ; MLABCELL_X101_Y148_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~146|combout ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]|d ; -; 6.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.472 ; 2.972 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.262 ; 2.197 ; RR ; IC ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18]|clk ; -; 5.262 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y148_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -; 5.472 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.442 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.618 ; 0.176 ; ; uTsu ; 1 ; FF_X101_Y148_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[4][18] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1955: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.338 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.468 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.499 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.503 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.219 ; 0.716 ; RR ; IC ; 1 ; LABCELL_X99_Y145_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~692|dataf ; -; 6.247 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X99_Y145_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~692|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20]|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y145_N46 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X99_Y145_N46 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][20] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1956: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.790 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.888 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.367 ; 0.479 ; FF ; IC ; 1 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|dataf ; -; 5.396 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21|combout ; -; 5.400 ; 0.004 ; RR ; CELL ; 20 ; LABCELL_X93_Y154_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~21~la_lab/laboutt[12] ; -; 6.218 ; 0.818 ; RR ; IC ; 1 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|dataf ; -; 6.247 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X107_Y150_N12 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~697|combout ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE|d ; -; 6.247 ; 0.000 ; FF ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+------------------------+------------+----------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y150_N13 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y150_N13 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[21][25]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1957: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.788 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.444 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.471 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.477 ; 0.006 ; RR ; CELL ; 14 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[17] ; -; 6.206 ; 0.729 ; RR ; IC ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|dataf ; -; 6.234 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y161_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1005|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y161_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.168 ; ; uTsu ; 1 ; FF_X93_Y161_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][13] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1958: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.234 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.791 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.324 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.234 ; 3.236 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.448 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.475 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.480 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.207 ; 0.727 ; RR ; IC ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|dataf ; -; 6.234 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X97_Y162_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~837|combout ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|d ; -; 6.234 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y162_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X97_Y162_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][5] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1959: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.232 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.786 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.230 ; 3.232 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.443 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.470 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.475 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.203 ; 0.728 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|dataf ; -; 6.230 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N30 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~988|combout ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|d ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N32 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.163 ; ; uTsu ; 1 ; FF_X91_Y144_N32 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1960: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.244 ; -; Data Required Time ; 5.601 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.246 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.789 ; 86 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.076 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.244 ; 3.246 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.838 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.371 ; 0.533 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.447 ; 0.076 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.451 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.217 ; 0.766 ; RR ; IC ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|dataf ; -; 6.244 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X99_Y144_N33 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~821|combout ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|d ; -; 6.244 ; 0.000 ; FF ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X99_Y144_N35 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.601 ; 0.164 ; ; uTsu ; 1 ; FF_X99_Y144_N35 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][21] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1961: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.603 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.048 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.825 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.301 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.175 ; 79 ; 0.000 ; 2.175 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.391 ; 0.545 ; FF ; IC ; 1 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|dataf ; -; 5.418 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17|combout ; -; 5.422 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X99_Y153_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~17~la_lab/laboutb[10] ; -; 6.218 ; 0.796 ; RR ; IC ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|dataf ; -; 6.246 ; 0.028 ; RF ; CELL ; 1 ; MLABCELL_X92_Y164_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~552|combout ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|d ; -; 6.246 ; 0.000 ; FF ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.450 ; 2.950 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.240 ; 2.175 ; RR ; IC ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8]|clk ; -; 5.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X92_Y164_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -; 5.450 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.420 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.603 ; 0.183 ; ; uTsu ; 1 ; FF_X92_Y164_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[17][8] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1962: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.249 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.251 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.827 ; 87 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.302 ; 9 ; 0.000 ; 0.074 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.249 ; 3.251 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.416 ; 0.570 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|dataf ; -; 5.443 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23|combout ; -; 5.449 ; 0.006 ; RR ; CELL ; 28 ; MLABCELL_X98_Y153_N9 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~23~la_mlab/laboutt[7] ; -; 6.222 ; 0.773 ; RR ; IC ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|dataf ; -; 6.249 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X101_Y161_N33 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~750|combout ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|d ; -; 6.249 ; 0.000 ; FF ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X101_Y161_N35 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.168 ; ; uTsu ; 1 ; FF_X101_Y161_N35 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[23][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1963: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.224 ; -; Data Required Time ; 5.581 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.050 ; ; ; ; ; ; -; Data Delay ; 3.226 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.816 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.290 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.173 ; 79 ; 0.000 ; 2.173 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.224 ; 3.226 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.391 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.418 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.423 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.197 ; 0.774 ; RR ; IC ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|dataf ; -; 6.224 ; 0.027 ; RF ; CELL ; 1 ; MLABCELL_X94_Y164_N54 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~911|combout ; -; 6.224 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|d ; -; 6.224 ; 0.000 ; FF ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.448 ; 2.948 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.238 ; 2.173 ; RR ; IC ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15]|clk ; -; 5.238 ; 0.000 ; RR ; CELL ; 1 ; FF_X94_Y164_N56 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -; 5.448 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.418 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.581 ; 0.163 ; ; uTsu ; 1 ; FF_X94_Y164_N56 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][15] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1964: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_d_e_reg|csr_address[7] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.193 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.119 ; ; ; ; ; ; -; Data Delay ; 3.195 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.713 ; 85 ; 0.119 ; 0.922 ; -; Cell ; ; 12 ; 0.360 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.193 ; 3.195 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.197 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.223 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.228 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.347 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.420 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.424 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.212 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.239 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.244 ; 0.005 ; RR ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.166 ; 0.922 ; RR ; IC ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|dataf ; -; 6.193 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X51_Y160_N12 ; High Speed ; vx_d_e_reg|i498~7|combout ; -; 6.193 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|d ; -; 6.193 ; 0.000 ; FF ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N14 ; High Speed ; vx_d_e_reg|csr_address[7] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N14 ; ; vx_d_e_reg|csr_address[7] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1965: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.243 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.245 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.822 ; 87 ; 0.104 ; 1.316 ; -; Cell ; ; 12 ; 0.301 ; 9 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.243 ; 3.245 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.871 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.896 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.901 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.217 ; 1.316 ; FF ; IC ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|dataf ; -; 6.243 ; 0.026 ; FR ; CELL ; 1 ; MLABCELL_X103_Y161_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~974|combout ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|d ; -; 6.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y161_N40 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.163 ; ; uTsu ; 1 ; FF_X103_Y161_N40 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[30][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1966: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[13] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.759 ; 85 ; 0.104 ; 1.275 ; -; Cell ; ; 12 ; 0.362 ; 11 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N17 ; ; vx_f_d_reg|instruction[13]|q ; -; 3.189 ; 0.069 ; FF ; CELL ; 17 ; FF_X77_Y155_N17 ; High Speed ; vx_f_d_reg|instruction[13]~la_lab/laboutt[11] ; -; 3.348 ; 0.159 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|dataf ; -; 3.377 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.382 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.486 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.560 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.565 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.659 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.685 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.689 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.816 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.841 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.846 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.121 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.241 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1967: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------+ -; From Node ; vx_csr_handler|decode_csr_address[2] ; -; To Node ; vx_e_m_reg|csr_result[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.260 ; -; Data Required Time ; 5.617 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+--------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.009 ; ; ; ; ; ; -; Data Delay ; 3.271 ; ; ; ; ; ; -; Number of Logic Levels ; ; 7 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.362 ; 79 ; 0.000 ; 2.362 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 7 ; 2.837 ; 87 ; 0.116 ; 0.924 ; -; Cell ; ; 16 ; 0.314 ; 10 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.188 ; 79 ; 0.000 ; 2.188 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.989 ; 2.989 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.989 ; 2.362 ; RR ; IC ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]|clk ; -; 2.989 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2] ; -; 6.260 ; 3.271 ; ; ; ; ; ; data path ; -; 3.109 ; 0.120 ; FF ; uTco ; 1 ; FF_X51_Y153_N52 ; ; vx_csr_handler|decode_csr_address[2]|q ; -; 3.156 ; 0.047 ; FF ; CELL ; 686 ; FF_X51_Y153_N52 ; High Speed ; vx_csr_handler|decode_csr_address[2]~la_lab/laboutb[14] ; -; 4.080 ; 0.924 ; FF ; IC ; 1 ; LABCELL_X25_Y153_N24 ; Mixed ; vx_csr_handler|Mux_3~315|dataf ; -; 4.110 ; 0.030 ; FR ; CELL ; 1 ; LABCELL_X25_Y153_N24 ; Low Power ; vx_csr_handler|Mux_3~315|combout ; -; 4.114 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X25_Y153_N24 ; Low Power ; vx_csr_handler|Mux_3~315~la_lab/laboutt[16] ; -; 4.454 ; 0.340 ; RR ; IC ; 1 ; LABCELL_X30_Y153_N48 ; Mixed ; vx_csr_handler|Mux_3~316|datad ; -; 4.534 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X30_Y153_N48 ; High Speed ; vx_csr_handler|Mux_3~316|combout ; -; 4.538 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X30_Y153_N48 ; High Speed ; vx_csr_handler|Mux_3~316~la_lab/laboutb[12] ; -; 4.671 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X31_Y153_N18 ; High Speed ; vx_csr_handler|Mux_3~317|dataf ; -; 4.697 ; 0.026 ; RR ; CELL ; 1 ; MLABCELL_X31_Y153_N18 ; High Speed ; vx_csr_handler|Mux_3~317|combout ; -; 4.703 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X31_Y153_N18 ; High Speed ; vx_csr_handler|Mux_3~317~la_mlab/laboutt[12] ; -; 5.128 ; 0.425 ; RR ; IC ; 1 ; LABCELL_X37_Y157_N45 ; High Speed ; vx_csr_handler|Mux_3~339|dataf ; -; 5.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X37_Y157_N45 ; High Speed ; vx_csr_handler|Mux_3~339|combout ; -; 5.158 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X37_Y157_N45 ; High Speed ; vx_csr_handler|Mux_3~339~la_lab/laboutb[10] ; -; 5.274 ; 0.116 ; RR ; IC ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|dataf ; -; 5.300 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340|combout ; -; 5.304 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X38_Y157_N24 ; High Speed ; vx_csr_handler|Mux_3~340~la_lab/laboutt[16] ; -; 6.081 ; 0.777 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|dataf ; -; 6.107 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341|combout ; -; 6.112 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X58_Y153_N57 ; High Speed ; vx_csr_handler|Mux_3~341~la_lab/laboutb[19] ; -; 6.234 ; 0.122 ; RR ; IC ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|dataf ; -; 6.260 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X58_Y153_N0 ; High Speed ; vx_execute|Select_31~29|combout ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|d ; -; 6.260 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.480 ; 2.980 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.253 ; 2.188 ; RR ; IC ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4]|clk ; -; 5.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X58_Y153_N2 ; High Speed ; vx_e_m_reg|csr_result[4] ; -; 5.480 ; 0.227 ; ; ; ; ; ; clock pessimism removed ; -; 5.450 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.617 ; 0.167 ; ; uTsu ; 1 ; FF_X58_Y153_N2 ; ; vx_e_m_reg|csr_result[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1968: Setup slack is -0.643 (VIOLATED) -=============================================================================== -+----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+-------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+-------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.643 (VIOLATED) ; -+--------------------+-------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.250 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.768 ; 85 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.361 ; 11 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.248 ; 3.250 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.896 ; 0.133 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.921 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.926 ; 0.005 ; RR ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.276 ; 0.350 ; RR ; IC ; 1 ; MLABCELL_X92_Y153_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~9|dataf ; -; 5.304 ; 0.028 ; RF ; CELL ; 2 ; MLABCELL_X92_Y153_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~9|combout ; -; 5.310 ; 0.006 ; FF ; CELL ; 17 ; MLABCELL_X92_Y153_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~9~la_mlab/laboutt[4] ; -; 6.220 ; 0.910 ; FF ; IC ; 1 ; LABCELL_X108_Y150_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~313|dataf ; -; 6.248 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X108_Y150_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~313|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y150_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+---------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y150_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y150_N4 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X108_Y150_N4 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[9][25] ; -+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1969: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.189 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.197 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.637 ; 82 ; 0.135 ; 0.657 ; -; Cell ; ; 14 ; 0.434 ; 14 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.189 ; 3.197 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.675 ; 0.496 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|datac ; -; 3.755 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.760 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.895 ; 0.135 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.921 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.926 ; 0.005 ; RR ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.277 ; 0.351 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.370 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.375 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.032 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.125 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.131 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.497 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.525 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.529 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.161 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.189 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.189 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.189 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1970: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_d_e_reg|rd[1] ; -; To Node ; vx_d_e_reg|upper_immed[4] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.189 ; -; Data Required Time ; 5.547 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.081 ; ; ; ; ; ; -; Data Delay ; 3.191 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.532 ; 79 ; 0.127 ; 0.657 ; -; Cell ; ; 14 ; 0.537 ; 17 ; 0.000 ; 0.121 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1] ; -; 6.189 ; 3.191 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N10 ; ; vx_d_e_reg|rd[1]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N10 ; High Speed ; vx_d_e_reg|rd[1]~la_lab/laboutt[6] ; -; 3.760 ; 0.596 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|datad ; -; 3.850 ; 0.090 ; FF ; CELL ; 2 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1|combout ; -; 3.856 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X82_Y153_N6 ; High Speed ; vx_forwarding|src1_exe_fwd~1~la_mlab/laboutt[5] ; -; 4.010 ; 0.154 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataa ; -; 4.117 ; 0.107 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.122 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.249 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.370 ; 0.121 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.375 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.032 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.125 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.131 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.497 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.525 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.529 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.161 ; 0.632 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|dataf ; -; 6.189 ; 0.028 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N51 ; High Speed ; vx_d_e_reg|i486~4|combout ; -; 6.189 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|d ; -; 6.189 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N52 ; High Speed ; vx_d_e_reg|upper_immed[4] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.547 ; 0.160 ; ; uTsu ; 1 ; FF_X81_Y151_N52 ; ; vx_d_e_reg|upper_immed[4] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1971: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.628 ; 81 ; 0.118 ; 0.708 ; -; Cell ; ; 14 ; 0.495 ; 15 ; 0.000 ; 0.111 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.241 ; 3.249 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.687 ; 0.508 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.763 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.767 ; 0.004 ; FF ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 4.098 ; 0.331 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|dataf ; -; 4.125 ; 0.027 ; FR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.130 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.248 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.359 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.364 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.047 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.138 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.144 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.852 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.880 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.886 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.166 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.241 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.241 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1972: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|csr_mask[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.228 ; -; Data Required Time ; 5.586 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.236 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.628 ; 81 ; 0.138 ; 0.712 ; -; Cell ; ; 14 ; 0.481 ; 15 ; 0.000 ; 0.096 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.228 ; 3.236 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; FF ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.795 ; 0.632 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datae ; -; 3.853 ; 0.058 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 3.859 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[13] ; -; 3.997 ; 0.138 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|datae ; -; 4.071 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2|combout ; -; 4.076 ; 0.005 ; FF ; CELL ; 33 ; LABCELL_X81_Y153_N12 ; High Speed ; vx_forwarding|src2_exe_fwd~2~la_lab/laboutt[9] ; -; 4.281 ; 0.205 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datae ; -; 4.377 ; 0.096 ; FR ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.382 ; 0.005 ; RR ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.039 ; 0.657 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.132 ; 0.093 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.138 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.422 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.448 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.454 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.166 ; 0.712 ; FF ; IC ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|datae ; -; 6.228 ; 0.062 ; FF ; CELL ; 1 ; LABCELL_X79_Y158_N12 ; High Speed ; vx_d_e_reg|i531~11|combout ; -; 6.228 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|d ; -; 6.228 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y158_N14 ; High Speed ; vx_d_e_reg|csr_mask[11] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.586 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y158_N14 ; ; vx_d_e_reg|csr_mask[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1973: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_d_e_reg|csr_mask[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.229 ; -; Data Required Time ; 5.587 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.080 ; ; ; ; ; ; -; Data Delay ; 3.231 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.670 ; 83 ; 0.116 ; 0.788 ; -; Cell ; ; 14 ; 0.440 ; 14 ; 0.000 ; 0.106 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.143 ; 79 ; 0.000 ; 2.143 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.229 ; 3.231 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.160 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.186 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.191 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.310 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.383 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.387 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.175 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.202 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.208 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.492 ; 0.284 ; RR ; IC ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|dataf ; -; 5.518 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0|combout ; -; 5.524 ; 0.006 ; FF ; CELL ; 27 ; MLABCELL_X76_Y156_N9 ; High Speed ; vx_d_e_reg|csr_mask[6]~0~la_mlab/laboutt[7] ; -; 6.123 ; 0.599 ; FF ; IC ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|datab ; -; 6.229 ; 0.106 ; FF ; CELL ; 1 ; LABCELL_X79_Y156_N15 ; High Speed ; vx_d_e_reg|i531~9|combout ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|d ; -; 6.229 ; 0.000 ; FF ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.418 ; 2.918 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.208 ; 2.143 ; RR ; IC ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9]|clk ; -; 5.208 ; 0.000 ; RR ; CELL ; 1 ; FF_X79_Y156_N16 ; High Speed ; vx_d_e_reg|csr_mask[9] ; -; 5.418 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.388 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.587 ; 0.199 ; ; uTsu ; 1 ; FF_X79_Y156_N16 ; ; vx_d_e_reg|csr_mask[9] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1974: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_fetch|VX_Warp_zero|real_PC[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.099 ; -; Data Required Time ; 5.457 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.029 ; ; ; ; ; ; -; Data Delay ; 3.101 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.595 ; 84 ; 0.108 ; 0.854 ; -; Cell ; ; 12 ; 0.384 ; 12 ; 0.000 ; 0.085 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.194 ; 80 ; 0.000 ; 2.194 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.099 ; 3.101 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.353 ; 0.170 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.438 ; 0.085 ; RF ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.443 ; 0.005 ; FF ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 4.297 ; 0.854 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datac ; -; 4.381 ; 0.084 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.386 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.494 ; 0.108 ; FF ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.567 ; 0.073 ; FR ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.571 ; 0.004 ; RR ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.322 ; 0.751 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.348 ; 0.026 ; RF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.354 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.816 ; 0.462 ; FF ; IC ; 1 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|dataf ; -; 5.843 ; 0.027 ; FF ; CELL ; 2 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall|combout ; -; 5.849 ; 0.006 ; FF ; CELL ; 22 ; MLABCELL_X72_Y157_N24 ; High Speed ; vx_fetch|warp_zero_stall~la_mlab/laboutt[17] ; -; 6.099 ; 0.250 ; FF ; IC ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6]|sload ; -; 6.099 ; 0.000 ; FF ; CELL ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.469 ; 2.969 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.259 ; 2.194 ; RR ; IC ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6]|clk ; -; 5.259 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y160_N58 ; High Speed ; vx_fetch|VX_Warp_zero|real_PC[6] ; -; 5.469 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.439 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.457 ; 0.018 ; ; uTsu ; 1 ; FF_X71_Y160_N58 ; ; vx_fetch|VX_Warp_zero|real_PC[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1975: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.231 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.233 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.774 ; 86 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.337 ; 10 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.231 ; 3.233 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.376 ; 0.480 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|datad ; -; 5.456 ; 0.080 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26|combout ; -; 5.460 ; 0.004 ; RR ; CELL ; 29 ; LABCELL_X95_Y153_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~26~la_lab/laboutt[16] ; -; 6.203 ; 0.743 ; RR ; IC ; 1 ; LABCELL_X97_Y165_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~838|dataf ; -; 6.231 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X97_Y165_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~838|combout ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6]|d ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N40 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.162 ; ; uTsu ; 1 ; FF_X97_Y165_N40 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[26][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1976: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.041 ; ; ; ; ; ; -; Data Delay ; 3.232 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.720 ; 84 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.390 ; 12 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.182 ; 79 ; 0.000 ; 2.182 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.230 ; 3.232 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.896 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.438 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.515 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.520 ; 0.005 ; RR ; CELL ; 10 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[11] ; -; 6.147 ; 0.627 ; RR ; IC ; 1 ; LABCELL_X97_Y165_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~582|datac ; -; 6.230 ; 0.083 ; RR ; CELL ; 1 ; LABCELL_X97_Y165_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~582|combout ; -; 6.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6]|d ; -; 6.230 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.457 ; 2.957 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.247 ; 2.182 ; RR ; IC ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6]|clk ; -; 5.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y165_N49 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -; 5.457 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.427 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.161 ; ; uTsu ; 1 ; FF_X97_Y165_N49 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][6] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1977: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+---------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[4] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.221 ; -; Data Required Time ; 5.579 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.054 ; ; ; ; ; ; -; Data Delay ; 3.223 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.815 ; 87 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.286 ; 9 ; 0.000 ; 0.084 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.169 ; 79 ; 0.000 ; 2.169 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4] ; -; 6.221 ; 3.223 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N10 ; ; vx_f_d_reg|instruction[4]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 34 ; FF_X77_Y155_N10 ; High Speed ; vx_f_d_reg|instruction[4]~la_lab/laboutt[6] ; -; 3.376 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datad ; -; 3.460 ; 0.084 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.465 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.596 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.623 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.628 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.722 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.748 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.752 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.866 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.891 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.897 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.449 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.476 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.481 ; 0.005 ; RR ; CELL ; 14 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[10] ; -; 6.193 ; 0.712 ; RR ; IC ; 1 ; LABCELL_X93_Y162_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~904|dataf ; -; 6.221 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X93_Y162_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~904|combout ; -; 6.221 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8]|d ; -; 6.221 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+-----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.444 ; 2.944 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.234 ; 2.169 ; RR ; IC ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8]|clk ; -; 5.234 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y162_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -; 5.444 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.414 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.579 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y162_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][8] ; -+---------+---------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1978: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.242 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.244 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.727 ; 84 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.395 ; 12 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.242 ; 3.244 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.470 ; 0.581 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|dataf ; -; 5.497 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31|combout ; -; 5.503 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X96_Y154_N24 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~31~la_mlab/laboutt[16] ; -; 6.156 ; 0.653 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1002|datac ; -; 6.242 ; 0.086 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N0 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~1002|combout ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10]|d ; -; 6.242 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N2 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.162 ; ; uTsu ; 1 ; FF_X107_Y157_N2 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[31][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1979: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.231 ; -; Data Required Time ; 5.589 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.045 ; ; ; ; ; ; -; Data Delay ; 3.233 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.772 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.339 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.178 ; 79 ; 0.000 ; 2.178 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.231 ; 3.233 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.480 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.509 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.515 ; 0.006 ; RR ; CELL ; 9 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[9] ; -; 6.203 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|dataf ; -; 6.231 ; 0.028 ; RF ; CELL ; 2 ; LABCELL_X93_Y147_N9 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~728|combout ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]|d ; -; 6.231 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.453 ; 2.953 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.243 ; 2.178 ; RR ; IC ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24]|clk ; -; 5.243 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y147_N11 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -; 5.453 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.423 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.589 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y147_N11 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][24] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1980: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+--------------------------------------------------------+ -; Path Summary ; -+--------------------+-----------------------------------+ -; Property ; Value ; -+--------------------+-----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_three|real_PC[9] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.248 ; -; Data Required Time ; 5.606 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+-----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.019 ; ; ; ; ; ; -; Data Delay ; 3.256 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.615 ; 80 ; 0.136 ; 0.755 ; -; Cell ; ; 14 ; 0.515 ; 16 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.198 ; 80 ; 0.000 ; 2.198 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.248 ; 3.256 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; FF ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.162 ; 0.044 ; FF ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.676 ; 0.514 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|datac ; -; 3.759 ; 0.083 ; FR ; CELL ; 1 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0|combout ; -; 3.763 ; 0.004 ; RR ; CELL ; 4 ; LABCELL_X85_Y153_N33 ; High Speed ; vx_forwarding|reduce_or_0~la_lab/laboutb[2] ; -; 3.899 ; 0.136 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|datac ; -; 3.978 ; 0.079 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.983 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.339 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.429 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.434 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.117 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.208 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.213 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 5.968 ; 0.755 ; FF ; IC ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|dataf ; -; 5.995 ; 0.027 ; FR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34|combout ; -; 6.001 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y159_N39 ; High Speed ; vx_fetch|VX_Warp_three|i199~34~la_mlab/laboutb[7] ; -; 6.172 ; 0.171 ; RR ; IC ; 1 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|datae ; -; 6.248 ; 0.076 ; RF ; CELL ; 2 ; MLABCELL_X69_Y159_N48 ; High Speed ; vx_fetch|VX_Warp_three|i199~45|combout ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|d ; -; 6.248 ; 0.000 ; FF ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+-------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.473 ; 2.973 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.263 ; 2.198 ; RR ; IC ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9]|clk ; -; 5.263 ; 0.000 ; RR ; CELL ; 1 ; FF_X69_Y159_N50 ; High Speed ; vx_fetch|VX_Warp_three|real_PC[9] ; -; 5.473 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.443 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.606 ; 0.163 ; ; uTsu ; 1 ; FF_X69_Y159_N50 ; ; vx_fetch|VX_Warp_three|real_PC[9] ; -+---------+---------+----+------+--------+---------------------+------------+---------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1981: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.230 ; -; Data Required Time ; 5.588 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.232 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.784 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.327 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.230 ; 3.232 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.845 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.870 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.875 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.444 ; 0.569 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|dataf ; -; 5.475 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28|combout ; -; 5.479 ; 0.004 ; RR ; CELL ; 24 ; LABCELL_X95_Y154_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~28~la_lab/laboutb[14] ; -; 6.203 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|dataf ; -; 6.230 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y144_N0 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~924|combout ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|d ; -; 6.230 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y144_N2 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.588 ; 0.164 ; ; uTsu ; 1 ; FF_X91_Y144_N2 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1982: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.253 ; -; Data Required Time ; 5.611 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.022 ; ; ; ; ; ; -; Data Delay ; 3.255 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.708 ; 83 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.426 ; 13 ; 0.000 ; 0.080 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.201 ; 80 ; 0.000 ; 2.201 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.253 ; 3.255 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.862 ; 0.005 ; FF ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.404 ; 0.542 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|datac ; -; 5.481 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18|combout ; -; 5.485 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~18~la_lab/laboutt[10] ; -; 6.173 ; 0.688 ; RR ; IC ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|datac ; -; 6.253 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X104_Y146_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~594|combout ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|d ; -; 6.253 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.476 ; 2.976 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.266 ; 2.201 ; RR ; IC ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18]|clk ; -; 5.266 ; 0.000 ; RR ; CELL ; 1 ; FF_X104_Y146_N59 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -; 5.476 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.446 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.611 ; 0.165 ; ; uTsu ; 1 ; FF_X104_Y146_N59 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[18][18] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1983: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[5] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.598 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.773 ; 86 ; 0.120 ; 1.094 ; -; Cell ; ; 14 ; 0.347 ; 11 ; 0.000 ; 0.125 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; RR ; uTco ; 1 ; FF_X77_Y155_N8 ; ; vx_f_d_reg|instruction[5]|q ; -; 3.183 ; 0.063 ; RR ; CELL ; 18 ; FF_X77_Y155_N8 ; High Speed ; vx_f_d_reg|instruction[5]~la_lab/laboutt[5] ; -; 3.303 ; 0.120 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataa ; -; 3.428 ; 0.125 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.433 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.564 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.591 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.596 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.690 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.716 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.720 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.847 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.872 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.877 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.334 ; 0.457 ; FF ; IC ; 1 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|dataf ; -; 5.363 ; 0.029 ; FR ; CELL ; 2 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20|combout ; -; 5.367 ; 0.004 ; RR ; CELL ; 14 ; LABCELL_X95_Y153_N39 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~20~la_lab/laboutb[6] ; -; 6.211 ; 0.844 ; RR ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|dataf ; -; 6.240 ; 0.029 ; RF ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|d ; -; 6.240 ; 0.000 ; FF ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N8 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.598 ; 0.162 ; ; uTsu ; 1 ; FF_X105_Y159_N8 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1984: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[14] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.797 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.325 ; 10 ; 0.000 ; 0.077 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N20 ; ; vx_f_d_reg|instruction[14]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N20 ; High Speed ; vx_f_d_reg|instruction[14]~la_lab/laboutt[13] ; -; 3.329 ; 0.166 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datad ; -; 3.406 ; 0.077 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.411 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.515 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.589 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.594 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.688 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.714 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.718 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.832 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.857 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.863 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.443 ; 0.580 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|dataf ; -; 5.470 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30|combout ; -; 5.475 ; 0.005 ; RR ; CELL ; 10 ; MLABCELL_X96_Y154_N3 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~30~la_mlab/laboutt[2] ; -; 6.214 ; 0.739 ; RR ; IC ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|dataf ; -; 6.241 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X108_Y157_N15 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~970|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X108_Y157_N16 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.161 ; ; uTsu ; 1 ; FF_X108_Y157_N16 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[30][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1985: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[1] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.780 ; 86 ; 0.110 ; 1.094 ; -; Cell ; ; 14 ; 0.342 ; 11 ; 0.000 ; 0.123 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N50 ; ; vx_f_d_reg|instruction[1]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 8 ; FF_X77_Y155_N50 ; High Speed ; vx_f_d_reg|instruction[1]~la_lab/laboutb[13] ; -; 3.292 ; 0.110 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datab ; -; 3.415 ; 0.123 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.420 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.551 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.578 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.583 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.677 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.703 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.707 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.834 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.859 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.864 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.490 ; 0.626 ; FF ; IC ; 1 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|dataf ; -; 5.517 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16|combout ; -; 5.522 ; 0.005 ; RR ; CELL ; 26 ; MLABCELL_X98_Y152_N15 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~16~la_mlab/laboutt[10] ; -; 6.214 ; 0.692 ; RR ; IC ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|dataf ; -; 6.241 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X102_Y161_N51 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~526|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14]|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X102_Y161_N53 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.163 ; ; uTsu ; 1 ; FF_X102_Y161_N53 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[16][14] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1986: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[6] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.237 ; -; Data Required Time ; 5.595 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.239 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.751 ; 85 ; 0.114 ; 1.094 ; -; Cell ; ; 14 ; 0.367 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6] ; -; 6.237 ; 3.239 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N56 ; ; vx_f_d_reg|instruction[6]|q ; -; 3.182 ; 0.063 ; RR ; CELL ; 10 ; FF_X77_Y155_N56 ; High Speed ; vx_f_d_reg|instruction[6]~la_lab/laboutb[17] ; -; 3.298 ; 0.116 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|datac ; -; 3.391 ; 0.093 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.396 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.527 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.554 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.559 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.653 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.679 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.683 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.797 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.822 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.828 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.418 ; 0.590 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|dataf ; -; 5.447 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20|combout ; -; 5.452 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~20~la_mlab/laboutb[12] ; -; 6.158 ; 0.706 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|datac ; -; 6.237 ; 0.079 ; RR ; CELL ; 1 ; LABCELL_X93_Y144_N57 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~668|combout ; -; 6.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|d ; -; 6.237 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N58 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.595 ; 0.167 ; ; uTsu ; 1 ; FF_X93_Y144_N58 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[20][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1987: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.224 ; -; Data Required Time ; 5.582 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.052 ; ; ; ; ; ; -; Data Delay ; 3.226 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.812 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.294 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.171 ; 79 ; 0.000 ; 2.171 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.224 ; 3.226 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.436 ; 0.585 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|dataf ; -; 5.468 ; 0.032 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18|combout ; -; 5.473 ; 0.005 ; RR ; CELL ; 14 ; LABCELL_X95_Y154_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~18~la_lab/laboutt[17] ; -; 6.197 ; 0.724 ; RR ; IC ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|dataf ; -; 6.224 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y164_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~591|combout ; -; 6.224 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|d ; -; 6.224 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.446 ; 2.946 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.236 ; 2.171 ; RR ; IC ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15]|clk ; -; 5.236 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y164_N43 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -; 5.446 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.416 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.582 ; 0.166 ; ; uTsu ; 1 ; FF_X93_Y164_N43 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[18][15] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1988: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.233 ; -; Data Required Time ; 5.591 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.044 ; ; ; ; ; ; -; Data Delay ; 3.235 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.826 ; 87 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.289 ; 9 ; 0.000 ; 0.072 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.179 ; 79 ; 0.000 ; 2.179 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.233 ; 3.235 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.424 ; 0.573 ; FF ; IC ; 1 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|dataf ; -; 5.451 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26|combout ; -; 5.456 ; 0.005 ; RR ; CELL ; 16 ; MLABCELL_X98_Y153_N3 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~26~la_mlab/laboutt[2] ; -; 6.206 ; 0.750 ; RR ; IC ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|dataf ; -; 6.233 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X91_Y161_N42 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~849|combout ; -; 6.233 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|d ; -; 6.233 ; 0.000 ; FF ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.454 ; 2.954 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.244 ; 2.179 ; RR ; IC ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17]|clk ; -; 5.244 ; 0.000 ; RR ; CELL ; 1 ; FF_X91_Y161_N44 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -; 5.454 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.424 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.591 ; 0.167 ; ; uTsu ; 1 ; FF_X91_Y161_N44 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[26][17] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1989: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.247 ; -; Data Required Time ; 5.605 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.249 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.777 ; 85 ; 0.106 ; 1.094 ; -; Cell ; ; 14 ; 0.352 ; 11 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.247 ; 3.249 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.808 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.833 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.839 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.430 ; 0.591 ; FF ; IC ; 1 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|dataf ; -; 5.459 ; 0.029 ; FR ; CELL ; 2 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22|combout ; -; 5.464 ; 0.005 ; RR ; CELL ; 23 ; MLABCELL_X96_Y154_N42 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~22~la_mlab/laboutb[8] ; -; 6.160 ; 0.696 ; RR ; IC ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|datac ; -; 6.247 ; 0.087 ; RR ; CELL ; 1 ; MLABCELL_X107_Y157_N18 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~714|combout ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|d ; -; 6.247 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+------------------------+------------+--------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X107_Y157_N19 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.605 ; 0.167 ; ; uTsu ; 1 ; FF_X107_Y157_N19 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[22][10] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1990: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-----------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+--------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+--------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.235 ; -; Data Required Time ; 5.593 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+--------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.040 ; ; ; ; ; ; -; Data Delay ; 3.237 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.844 ; 88 ; 0.127 ; 1.094 ; -; Cell ; ; 14 ; 0.273 ; 8 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.183 ; 79 ; 0.000 ; 2.183 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.235 ; 3.237 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 3.495 ; 0.131 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|dataf ; -; 3.522 ; 0.027 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.527 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.621 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.647 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.651 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.778 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.803 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.808 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 5.375 ; 0.567 ; FF ; IC ; 1 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|dataf ; -; 5.406 ; 0.031 ; FR ; CELL ; 2 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21|combout ; -; 5.410 ; 0.004 ; RR ; CELL ; 22 ; LABCELL_X95_Y154_N45 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i4143~21~la_lab/laboutb[10] ; -; 6.208 ; 0.798 ; RR ; IC ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|dataf ; -; 6.235 ; 0.027 ; RF ; CELL ; 1 ; LABCELL_X93_Y144_N24 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~700|combout ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|d ; -; 6.235 ; 0.000 ; FF ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------+ - -+----------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.458 ; 2.958 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.248 ; 2.183 ; RR ; IC ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28]|clk ; -; 5.248 ; 0.000 ; RR ; CELL ; 1 ; FF_X93_Y144_N26 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -; 5.458 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.428 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.593 ; 0.165 ; ; uTsu ; 1 ; FF_X93_Y144_N26 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[21][28] ; -+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1991: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[22] ; -; To Node ; vx_d_e_reg|csr_address[6] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.192 ; -; Data Required Time ; 5.550 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.113 ; ; ; ; ; ; -; Data Delay ; 3.200 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.675 ; 84 ; 0.128 ; 0.930 ; -; Cell ; ; 12 ; 0.400 ; 13 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.125 ; 4 ; 0.125 ; 0.125 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.186 ; 79 ; 0.000 ; 2.186 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22] ; -; 6.192 ; 3.200 ; ; ; ; ; ; data path ; -; 3.117 ; 0.125 ; FF ; uTco ; 1 ; FF_X97_Y153_N19 ; ; vx_f_d_reg|instruction[22]|q ; -; 3.185 ; 0.068 ; FF ; CELL ; 651 ; FF_X97_Y153_N19 ; High Speed ; vx_f_d_reg|instruction[22]~la_lab/laboutt[12] ; -; 3.907 ; 0.722 ; FF ; IC ; 1 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|datad ; -; 3.996 ; 0.089 ; FR ; CELL ; 2 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6|combout ; -; 4.001 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X82_Y153_N48 ; High Speed ; vx_forwarding|reduce_or_6~la_mlab/laboutb[12] ; -; 4.129 ; 0.128 ; RR ; IC ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|datad ; -; 4.209 ; 0.080 ; RF ; CELL ; 1 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2|combout ; -; 4.214 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X83_Y153_N39 ; High Speed ; vx_forwarding|i181~2~la_lab/laboutb[7] ; -; 4.426 ; 0.212 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|dataf ; -; 4.451 ; 0.025 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.456 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.139 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.230 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.235 ; 0.005 ; FF ; CELL ; 86 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[10] ; -; 6.165 ; 0.930 ; FF ; IC ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|dataf ; -; 6.192 ; 0.027 ; FR ; CELL ; 1 ; LABCELL_X51_Y160_N27 ; High Speed ; vx_d_e_reg|i498~6|combout ; -; 6.192 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|d ; -; 6.192 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.379 ; 2.879 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.251 ; 2.186 ; RR ; IC ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6]|clk ; -; 5.251 ; 0.000 ; RR ; CELL ; 1 ; FF_X51_Y160_N28 ; High Speed ; vx_d_e_reg|csr_address[6] ; -; 5.379 ; 0.128 ; ; ; ; ; ; clock pessimism removed ; -; 5.349 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.550 ; 0.201 ; ; uTsu ; 1 ; FF_X51_Y160_N28 ; ; vx_d_e_reg|csr_address[6] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1992: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+---------------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+------------------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+------------------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[3] ; -; To Node ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.246 ; -; Data Required Time ; 5.604 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.032 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 5 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.778 ; 86 ; 0.106 ; 1.275 ; -; Cell ; ; 12 ; 0.350 ; 11 ; 0.000 ; 0.120 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.191 ; 79 ; 0.000 ; 2.191 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3] ; -; 6.246 ; 3.248 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N26 ; ; vx_f_d_reg|instruction[3]|q ; -; 3.181 ; 0.063 ; RR ; CELL ; 17 ; FF_X77_Y155_N26 ; High Speed ; vx_f_d_reg|instruction[3]~la_lab/laboutt[17] ; -; 3.357 ; 0.176 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|dataf ; -; 3.382 ; 0.025 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.387 ; 0.005 ; RR ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.493 ; 0.106 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.565 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.570 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.664 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.690 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.694 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.821 ; 0.127 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|dataf ; -; 4.846 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0|combout ; -; 4.851 ; 0.005 ; FF ; CELL ; 677 ; MLABCELL_X86_Y153_N21 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i2094~0~la_mlab/laboutt[14] ; -; 6.126 ; 1.275 ; FF ; IC ; 1 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|datab ; -; 6.246 ; 0.120 ; FR ; CELL ; 2 ; MLABCELL_X105_Y159_N6 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|i5167~651|combout ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|d ; -; 6.246 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------+ - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.466 ; 2.966 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.256 ; 2.191 ; RR ; IC ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE|clk ; -; 5.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X105_Y159_N7 ; High Speed ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -; 5.466 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.436 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.604 ; 0.168 ; ; uTsu ; 1 ; FF_X105_Y159_N7 ; ; vx_decode|VX_Context_two|vx_register_file_master|registers[20][11]~DUPLICATE ; -+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1993: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.256 ; -; Data Required Time ; 5.614 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.030 ; ; ; ; ; ; -; Data Delay ; 3.258 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.734 ; 84 ; 0.110 ; 1.046 ; -; Cell ; ; 14 ; 0.403 ; 12 ; 0.000 ; 0.092 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.193 ; 80 ; 0.000 ; 2.193 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.256 ; 3.258 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; RR ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.179 ; 0.060 ; RR ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.398 ; 0.219 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.490 ; 0.092 ; RF ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.495 ; 0.005 ; FF ; CELL ; 3 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[2] ; -; 3.605 ; 0.110 ; FF ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datad ; -; 3.682 ; 0.077 ; FR ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.687 ; 0.005 ; RR ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.733 ; 1.046 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.759 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.763 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.888 ; 0.125 ; RR ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.912 ; 0.024 ; RR ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.917 ; 0.005 ; RR ; CELL ; 582 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[6] ; -; 5.446 ; 0.529 ; RR ; IC ; 1 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|datad ; -; 5.518 ; 0.072 ; RF ; CELL ; 2 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25|combout ; -; 5.522 ; 0.004 ; FF ; CELL ; 29 ; LABCELL_X95_Y154_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~25~la_lab/laboutb[6] ; -; 6.227 ; 0.705 ; FF ; IC ; 1 ; MLABCELL_X103_Y157_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~811|dataf ; -; 6.256 ; 0.029 ; FR ; CELL ; 1 ; MLABCELL_X103_Y157_N36 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~811|combout ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y157_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11]|d ; -; 6.256 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y157_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11] ; -+---------+---------+----+------+--------+------------------------+------------+-------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.468 ; 2.968 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.258 ; 2.193 ; RR ; IC ; 1 ; FF_X103_Y157_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11]|clk ; -; 5.258 ; 0.000 ; RR ; CELL ; 1 ; FF_X103_Y157_N37 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11] ; -; 5.468 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.438 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.614 ; 0.176 ; ; uTsu ; 1 ; FF_X103_Y157_N37 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[25][11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1994: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[14] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.110 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.112 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.653 ; 85 ; 0.119 ; 1.144 ; -; Cell ; ; 10 ; 0.338 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.110 ; 3.112 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.966 ; 0.004 ; FF ; CELL ; 44 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[4] ; -; 6.110 ; 1.144 ; FF ; IC ; 1 ; FF_X74_Y160_N38 ; High Speed ; vx_f_d_reg|curr_PC[14]|ena ; -; 6.110 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N38 ; High Speed ; vx_f_d_reg|curr_PC[14] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X74_Y160_N38 ; High Speed ; vx_f_d_reg|curr_PC[14]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y160_N38 ; High Speed ; vx_f_d_reg|curr_PC[14] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.027 ; ; uTsu ; 1 ; FF_X74_Y160_N38 ; ; vx_f_d_reg|curr_PC[14] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1995: Setup slack is -0.642 (VIOLATED) -=============================================================================== -+------------------------------------------------+ -; Path Summary ; -+--------------------+---------------------------+ -; Property ; Value ; -+--------------------+---------------------------+ -; From Node ; vx_f_d_reg|instruction[2] ; -; To Node ; vx_f_d_reg|curr_PC[8] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.110 ; -; Data Required Time ; 5.468 ; -; Slack ; -0.642 (VIOLATED) ; -+--------------------+---------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.027 ; ; ; ; ; ; -; Data Delay ; 3.112 ; ; ; ; ; ; -; Number of Logic Levels ; ; 4 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 5 ; 2.653 ; 85 ; 0.119 ; 1.144 ; -; Cell ; ; 10 ; 0.338 ; 11 ; 0.000 ; 0.093 ; -; uTco ; ; 1 ; 0.121 ; 4 ; 0.121 ; 0.121 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.196 ; 80 ; 0.000 ; 2.196 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2] ; -; 6.110 ; 3.112 ; ; ; ; ; ; data path ; -; 3.119 ; 0.121 ; FF ; uTco ; 1 ; FF_X77_Y155_N52 ; ; vx_f_d_reg|instruction[2]|q ; -; 3.163 ; 0.044 ; FF ; CELL ; 20 ; FF_X77_Y155_N52 ; High Speed ; vx_f_d_reg|instruction[2]~la_lab/laboutb[14] ; -; 3.379 ; 0.216 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|datac ; -; 3.472 ; 0.093 ; FR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0|combout ; -; 3.478 ; 0.006 ; RR ; CELL ; 2 ; MLABCELL_X76_Y155_N33 ; High Speed ; vx_decode|Decoder_0~0~la_mlab/laboutb[3] ; -; 4.318 ; 0.840 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|datad ; -; 4.398 ; 0.080 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.403 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.522 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.595 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.600 ; 0.005 ; FF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[17] ; -; 4.934 ; 0.334 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|dataf ; -; 4.962 ; 0.028 ; FF ; CELL ; 2 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0|combout ; -; 4.966 ; 0.004 ; FF ; CELL ; 44 ; LABCELL_X81_Y153_N36 ; High Speed ; vx_f_d_reg|i8~0~la_lab/laboutb[4] ; -; 6.110 ; 1.144 ; FF ; IC ; 1 ; FF_X74_Y160_N19 ; High Speed ; vx_f_d_reg|curr_PC[8]|ena ; -; 6.110 ; 0.000 ; FF ; CELL ; 1 ; FF_X74_Y160_N19 ; High Speed ; vx_f_d_reg|curr_PC[8] ; -+---------+---------+----+------+--------+-----------------------+------------+------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.471 ; 2.971 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.261 ; 2.196 ; RR ; IC ; 1 ; FF_X74_Y160_N19 ; High Speed ; vx_f_d_reg|curr_PC[8]|clk ; -; 5.261 ; 0.000 ; RR ; CELL ; 1 ; FF_X74_Y160_N19 ; High Speed ; vx_f_d_reg|curr_PC[8] ; -; 5.471 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.441 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.468 ; 0.027 ; ; uTsu ; 1 ; FF_X74_Y160_N19 ; ; vx_f_d_reg|curr_PC[8] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1996: Setup slack is -0.641 (VIOLATED) -=============================================================================== -+-------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------+ -; Property ; Value ; -+--------------------+----------------------------+ -; From Node ; vx_f_d_reg|instruction[23] ; -; To Node ; vx_d_e_reg|upper_immed[3] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.189 ; -; Data Required Time ; 5.548 ; -; Slack ; -0.641 (VIOLATED) ; -+--------------------+----------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.075 ; ; ; ; ; ; -; Data Delay ; 3.197 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.619 ; 82 ; 0.115 ; 0.720 ; -; Cell ; ; 14 ; 0.451 ; 14 ; 0.000 ; 0.126 ; -; uTco ; ; 1 ; 0.127 ; 4 ; 0.127 ; 0.127 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.142 ; 79 ; 0.000 ; 2.142 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23] ; -; 6.189 ; 3.197 ; ; ; ; ; ; data path ; -; 3.119 ; 0.127 ; RR ; uTco ; 1 ; FF_X97_Y153_N10 ; ; vx_f_d_reg|instruction[23]|q ; -; 3.180 ; 0.061 ; RR ; CELL ; 651 ; FF_X97_Y153_N10 ; High Speed ; vx_f_d_reg|instruction[23]~la_lab/laboutt[6] ; -; 3.862 ; 0.682 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|datac ; -; 3.942 ; 0.080 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0|combout ; -; 3.946 ; 0.004 ; RR ; CELL ; 1 ; LABCELL_X81_Y153_N21 ; High Speed ; vx_forwarding|src2_exe_fwd~0~la_lab/laboutt[14] ; -; 4.070 ; 0.124 ; RR ; IC ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|datab ; -; 4.196 ; 0.126 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0|combout ; -; 4.202 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X82_Y153_N54 ; High Speed ; vx_forwarding|out_fwd_stall~0~la_mlab/laboutb[17] ; -; 4.317 ; 0.115 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|dataf ; -; 4.343 ; 0.026 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1|combout ; -; 4.348 ; 0.005 ; RR ; CELL ; 3 ; LABCELL_X81_Y153_N42 ; High Speed ; vx_forwarding|out_fwd_stall~1~la_lab/laboutb[9] ; -; 5.068 ; 0.720 ; RR ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datad ; -; 5.146 ; 0.078 ; RR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.152 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.518 ; 0.366 ; RR ; IC ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|dataf ; -; 5.546 ; 0.028 ; RF ; CELL ; 1 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0|combout ; -; 5.550 ; 0.004 ; FF ; CELL ; 20 ; LABCELL_X77_Y151_N15 ; High Speed ; vx_d_e_reg|upper_immed[12]~0~la_lab/laboutt[10] ; -; 6.162 ; 0.612 ; FF ; IC ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|dataf ; -; 6.189 ; 0.027 ; FF ; CELL ; 1 ; LABCELL_X81_Y151_N15 ; High Speed ; vx_d_e_reg|i486~3|combout ; -; 6.189 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|d ; -; 6.189 ; 0.000 ; FF ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.417 ; 2.917 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.207 ; 2.142 ; RR ; IC ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3]|clk ; -; 5.207 ; 0.000 ; RR ; CELL ; 1 ; FF_X81_Y151_N16 ; High Speed ; vx_d_e_reg|upper_immed[3] ; -; 5.417 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.387 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.548 ; 0.161 ; ; uTsu ; 1 ; FF_X81_Y151_N16 ; ; vx_d_e_reg|upper_immed[3] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1997: Setup slack is -0.641 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[17] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.641 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.025 ; ; ; ; ; ; -; Data Delay ; 3.248 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.365 ; 79 ; 0.000 ; 2.365 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.648 ; 82 ; 0.125 ; 0.708 ; -; Cell ; ; 14 ; 0.474 ; 15 ; 0.000 ; 0.091 ; -; uTco ; ; 1 ; 0.126 ; 4 ; 0.126 ; 0.126 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.992 ; 2.992 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.992 ; 2.365 ; RR ; IC ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]|clk ; -; 2.992 ; 0.000 ; RR ; CELL ; 1 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17] ; -; 6.240 ; 3.248 ; ; ; ; ; ; data path ; -; 3.118 ; 0.126 ; RR ; uTco ; 1 ; FF_X97_Y153_N28 ; ; vx_f_d_reg|instruction[17]|q ; -; 3.179 ; 0.061 ; RR ; CELL ; 649 ; FF_X97_Y153_N28 ; High Speed ; vx_f_d_reg|instruction[17]~la_lab/laboutt[18] ; -; 3.675 ; 0.496 ; RR ; IC ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|datac ; -; 3.751 ; 0.076 ; RF ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1|combout ; -; 3.756 ; 0.005 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N57 ; High Speed ; vx_forwarding|i134~1~la_lab/laboutb[19] ; -; 3.881 ; 0.125 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|dataf ; -; 3.907 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2|combout ; -; 3.912 ; 0.005 ; FF ; CELL ; 5 ; LABCELL_X85_Y153_N36 ; High Speed ; vx_forwarding|i134~2~la_lab/laboutb[5] ; -; 4.268 ; 0.356 ; FF ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datac ; -; 4.358 ; 0.090 ; FF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.363 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.046 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.137 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.143 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.851 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.879 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.885 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.165 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.240 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1998: Setup slack is -0.641 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_d_e_reg|rd[3] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.641 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.582 ; 80 ; 0.118 ; 0.708 ; -; Cell ; ; 14 ; 0.538 ; 17 ; 0.000 ; 0.111 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y153_N46 ; ; vx_d_e_reg|rd[3]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 3 ; FF_X77_Y153_N46 ; High Speed ; vx_d_e_reg|rd[3]~la_lab/laboutb[10] ; -; 3.818 ; 0.654 ; FF ; IC ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|datac ; -; 3.902 ; 0.084 ; FR ; CELL ; 1 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0|combout ; -; 3.906 ; 0.004 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N0 ; High Speed ; vx_forwarding|src1_exe_fwd~0~la_lab/laboutt[0] ; -; 4.045 ; 0.139 ; RR ; IC ; 1 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|datac ; -; 4.124 ; 0.079 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4|combout ; -; 4.129 ; 0.005 ; RR ; CELL ; 2 ; LABCELL_X81_Y153_N39 ; High Speed ; vx_forwarding|src1_exe_fwd~4~la_lab/laboutb[7] ; -; 4.247 ; 0.118 ; RR ; IC ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|datab ; -; 4.358 ; 0.111 ; RF ; CELL ; 1 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3|combout ; -; 4.363 ; 0.005 ; FF ; CELL ; 35 ; MLABCELL_X80_Y153_N33 ; High Speed ; vx_forwarding|out_fwd_stall~3~la_mlab/laboutb[2] ; -; 5.046 ; 0.683 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|datac ; -; 5.137 ; 0.091 ; FF ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.143 ; 0.006 ; FF ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.851 ; 0.708 ; FF ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.879 ; 0.028 ; FR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.885 ; 0.006 ; RR ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.165 ; 0.280 ; RR ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.240 ; 0.075 ; RR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #1999: Setup slack is -0.641 (VIOLATED) -=============================================================================== -+-------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------+ -; From Node ; vx_f_d_reg|instruction[0] ; -; To Node ; vx_fetch|VX_Warp_one|real_PC[11] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.240 ; -; Data Required Time ; 5.599 ; -; Slack ; -0.641 (VIOLATED) ; -+--------------------+----------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.031 ; ; ; ; ; ; -; Data Delay ; 3.242 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.757 ; 85 ; 0.119 ; 0.788 ; -; Cell ; ; 14 ; 0.365 ; 11 ; 0.000 ; 0.089 ; -; uTco ; ; 1 ; 0.120 ; 4 ; 0.120 ; 0.120 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.192 ; 80 ; 0.000 ; 2.192 ; -; Cell ; ; 4 ; 0.565 ; 20 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0] ; -; 6.240 ; 3.242 ; ; ; ; ; ; data path ; -; 3.118 ; 0.120 ; RR ; uTco ; 1 ; FF_X77_Y155_N59 ; ; vx_f_d_reg|instruction[0]|q ; -; 3.207 ; 0.089 ; RR ; CELL ; 8 ; FF_X77_Y155_N59 ; High Speed ; vx_f_d_reg|instruction[0]~la_lab/laboutb[19] ; -; 3.334 ; 0.127 ; RR ; IC ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|dataf ; -; 3.359 ; 0.025 ; RR ; CELL ; 1 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0|combout ; -; 3.364 ; 0.005 ; RR ; CELL ; 7 ; MLABCELL_X76_Y155_N51 ; High Speed ; vx_decode|Select_35~0~la_mlab/laboutb[14] ; -; 4.128 ; 0.764 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|dataf ; -; 4.154 ; 0.026 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2|combout ; -; 4.159 ; 0.005 ; RR ; CELL ; 1 ; LABCELL_X79_Y152_N24 ; High Speed ; vx_decode|out_clone_stall~2~la_lab/laboutt[17] ; -; 4.278 ; 0.119 ; RR ; IC ; 1 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|datae ; -; 4.351 ; 0.073 ; RF ; CELL ; 2 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3|combout ; -; 4.355 ; 0.004 ; FF ; CELL ; 40 ; LABCELL_X79_Y152_N54 ; High Speed ; vx_decode|out_clone_stall~3~la_lab/laboutb[16] ; -; 5.143 ; 0.788 ; FF ; IC ; 1 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|dataf ; -; 5.170 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1|combout ; -; 5.176 ; 0.006 ; RR ; CELL ; 172 ; MLABCELL_X76_Y153_N45 ; High Speed ; vx_fetch|i131~1~la_mlab/laboutb[11] ; -; 5.857 ; 0.681 ; RR ; IC ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|dataf ; -; 5.883 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34|combout ; -; 5.889 ; 0.006 ; FF ; CELL ; 1 ; MLABCELL_X69_Y158_N21 ; High Speed ; vx_fetch|VX_Warp_one|i199~34~la_mlab/laboutt[15] ; -; 6.167 ; 0.278 ; FF ; IC ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|datae ; -; 6.240 ; 0.073 ; FR ; CELL ; 1 ; LABCELL_X71_Y158_N48 ; High Speed ; vx_fetch|VX_Warp_one|i199~35|combout ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|d ; -; 6.240 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.467 ; 2.967 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.257 ; 2.192 ; RR ; IC ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11]|clk ; -; 5.257 ; 0.000 ; RR ; CELL ; 1 ; FF_X71_Y158_N49 ; High Speed ; vx_fetch|VX_Warp_one|real_PC[11] ; -; 5.467 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.437 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.599 ; 0.162 ; ; uTsu ; 1 ; FF_X71_Y158_N49 ; ; vx_fetch|VX_Warp_one|real_PC[11] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - - -Path #2000: Setup slack is -0.641 (VIOLATED) -=============================================================================== -+-------------------------------------------------------------------------------------------+ -; Path Summary ; -+--------------------+----------------------------------------------------------------------+ -; Property ; Value ; -+--------------------+----------------------------------------------------------------------+ -; From Node ; vx_f_d_reg|instruction[12] ; -; To Node ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -; Launch Clock ; clk ; -; Latch Clock ; clk ; -; Data Arrival Time ; 6.241 ; -; Data Required Time ; 5.600 ; -; Slack ; -0.641 (VIOLATED) ; -+--------------------+----------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------+ -; Statistics ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Property ; Value ; Count ; Total Delay ; % of Total ; Min ; Max ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -; Setup Relationship ; 2.500 ; ; ; ; ; ; -; Clock Skew ; -0.049 ; ; ; ; ; ; -; Data Delay ; 3.243 ; ; ; ; ; ; -; Number of Logic Levels ; ; 6 ; ; ; ; ; -; Physical Delays ; ; ; ; ; ; ; -; Arrival Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.371 ; 79 ; 0.000 ; 2.371 ; -; Cell ; ; 4 ; 0.627 ; 21 ; 0.000 ; 0.277 ; -; Data ; ; ; ; ; ; ; -; IC ; ; 6 ; 2.786 ; 86 ; 0.104 ; 1.094 ; -; Cell ; ; 14 ; 0.335 ; 10 ; 0.000 ; 0.087 ; -; uTco ; ; 1 ; 0.122 ; 4 ; 0.122 ; 0.122 ; -; Required Path ; ; ; ; ; ; ; -; Clock ; ; ; ; ; ; ; -; IC ; ; 3 ; 2.174 ; 79 ; 0.000 ; 2.174 ; -; Cell ; ; 4 ; 0.565 ; 21 ; 0.000 ; 0.277 ; -+------------------------+--------+-------+-------------+------------+-------+-------+ -Note: Negative delays are omitted from totals when calculating percentages - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Arrival Path ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ -; 0.000 ; 0.000 ; ; ; ; ; ; launch edge time ; -; 2.998 ; 2.998 ; ; ; ; ; ; clock path ; -; 0.000 ; 0.000 ; ; ; ; ; ; source latency ; -; 0.000 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 0.000 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 0.277 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 0.356 ; 0.079 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 0.356 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 0.627 ; 0.271 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 2.998 ; 2.371 ; RR ; IC ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]|clk ; -; 2.998 ; 0.000 ; RR ; CELL ; 1 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12] ; -; 6.241 ; 3.243 ; ; ; ; ; ; data path ; -; 3.120 ; 0.122 ; FF ; uTco ; 1 ; FF_X77_Y155_N2 ; ; vx_f_d_reg|instruction[12]|q ; -; 3.164 ; 0.044 ; FF ; CELL ; 18 ; FF_X77_Y155_N2 ; High Speed ; vx_f_d_reg|instruction[12]~la_lab/laboutt[1] ; -; 3.345 ; 0.181 ; FF ; IC ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|datac ; -; 3.432 ; 0.087 ; FR ; CELL ; 1 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0|combout ; -; 3.437 ; 0.005 ; RR ; CELL ; 6 ; MLABCELL_X76_Y155_N42 ; High Speed ; vx_decode|reduce_or_1~0~la_mlab/laboutb[8] ; -; 3.541 ; 0.104 ; RR ; IC ; 1 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|datac ; -; 3.615 ; 0.074 ; RF ; CELL ; 2 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn|combout ; -; 3.620 ; 0.005 ; FF ; CELL ; 49 ; LABCELL_X77_Y155_N33 ; High Speed ; vx_decode|is_wspawn~la_lab/laboutb[3] ; -; 4.714 ; 1.094 ; FF ; IC ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|dataf ; -; 4.740 ; 0.026 ; FF ; CELL ; 1 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2|combout ; -; 4.744 ; 0.004 ; FF ; CELL ; 2 ; LABCELL_X85_Y153_N48 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~2~la_lab/laboutb[12] ; -; 4.858 ; 0.114 ; FF ; IC ; 1 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|dataf ; -; 4.883 ; 0.025 ; FF ; CELL ; 2 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3|combout ; -; 4.889 ; 0.006 ; FF ; CELL ; 473 ; MLABCELL_X86_Y153_N39 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i2094~3~la_mlab/laboutb[7] ; -; 5.441 ; 0.552 ; FF ; IC ; 1 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|dataf ; -; 5.468 ; 0.027 ; FR ; CELL ; 2 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28|combout ; -; 5.474 ; 0.006 ; RR ; CELL ; 18 ; MLABCELL_X94_Y154_N45 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i4143~28~la_mlab/laboutb[11] ; -; 6.215 ; 0.741 ; RR ; IC ; 1 ; MLABCELL_X90_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~924|dataf ; -; 6.241 ; 0.026 ; RF ; CELL ; 1 ; MLABCELL_X90_Y144_N21 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|i5167~924|combout ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28]|d ; -; 6.241 ; 0.000 ; FF ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------+ - -+------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Data Required Path ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; Total ; Incr ; RF ; Type ; Fanout ; Location ; HS/LP ; Element ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ -; 2.500 ; 2.500 ; ; ; ; ; ; latch edge time ; -; 5.449 ; 2.949 ; ; ; ; ; ; clock path ; -; 2.500 ; 0.000 ; ; ; ; ; ; source latency ; -; 2.500 ; 0.000 ; ; ; 1 ; PIN_M23 ; ; clk ; -; 2.500 ; 0.000 ; RR ; IC ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|i ; -; 2.777 ; 0.277 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input|o ; -; 2.840 ; 0.063 ; RR ; CELL ; 1 ; IOIBUF_X78_Y196_N47 ; ; clk~input~io_48_lvds_tile/ioclkin[2] ; -; 2.840 ; 0.000 ; RR ; IC ; 2 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|inclk ; -; 3.065 ; 0.225 ; RR ; CELL ; 14237 ; CLKCTRL_2L_G_I6 ; ; clk~inputCLKENA0|outclk ; -; 5.239 ; 2.174 ; RR ; IC ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28]|clk ; -; 5.239 ; 0.000 ; RR ; CELL ; 1 ; FF_X90_Y144_N23 ; High Speed ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -; 5.449 ; 0.210 ; ; ; ; ; ; clock pessimism removed ; -; 5.419 ; -0.030 ; ; ; ; ; ; clock uncertainty ; -; 5.600 ; 0.181 ; ; uTsu ; 1 ; FF_X90_Y144_N23 ; ; vx_decode|VX_Context_three|vx_register_file_master|registers[28][28] ; -+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------+ - ----------------------------- -; Extra Fitter Information ; ----------------------------- -HTML report is unavailable in plain text report export. - -